5秒后页面跳转
M65665 PDF预览

M65665

更新时间: 2024-02-11 16:29:33
品牌 Logo 应用领域
三菱 - MITSUBISHI /
页数 文件大小 规格书
15页 267K
描述
PICTURE-IN-PICTURE SIGNAL PROCESSING

M65665 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:0.600 INCH, 1.78 MM PITCH, PLASTIC, SDIP-42针数:42
Reach Compliance Code:compliant风险等级:5.04
Is Samacsys:N应用:TV
商用集成电路类型:PICTURE-IN-PICTURE IC锁定直播画面:YES
JESD-30 代码:R-PDIP-T42长度:36.7 mm
功能数量:1端子数量:42
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SDIP
封装等效代码:SDIP42,.6封装形状:RECTANGULAR
封装形式:IN-LINE, SHRINK PITCH电源:3.3 V
认证状态:Not Qualified座面最大高度:5.5 mm
子类别:Superimposer ICs最大供电电压 (Vsup):3.5 V
最小供电电压 (Vsup):3.2 V表面贴装:NO
温度等级:COMMERCIAL端子形式:THROUGH-HOLE
端子节距:1.778 mm端子位置:DUAL
视频标准:PAL; NTSC宽度:15.24 mm
Base Number Matches:1

M65665 数据手册

 浏览型号M65665的Datasheet PDF文件第2页浏览型号M65665的Datasheet PDF文件第3页浏览型号M65665的Datasheet PDF文件第4页浏览型号M65665的Datasheet PDF文件第5页浏览型号M65665的Datasheet PDF文件第6页浏览型号M65665的Datasheet PDF文件第7页 
MITSUBISHI DIGITAL TV ICs  
M65665SP/FP  
PICTURE-IN-PICTURE SIGNAL PROCESSING  
DESCRIPTION  
APPLICATION  
NTSC, PAL-M, PAL-N color TV  
The M65665SP/FP is a PIP (Picture in Picture) signal  
processing LSI, whose sub-picture input is composite  
signal or component signals(Y/C or Y/U/V) for NTSC,  
PAL-M, and PAL-N. The built-in field memory (168k-bit  
RAM) , V-chip data slicer and analog circuitries lead the  
high quality PIP sy stem low cost and small size.  
RECOMMENDED OPERATING CONDITIONS  
Supply v oltage range ------------------------ 3.2 ~ 3.5 V  
Operating frequency  
----------------------- 14.32 MHz  
Operating temperature ------------------------ 0 ~ 70 deg.  
Input v oltage (CMOS interface) "H" ----- VDD x 0.7 ~ VDD V  
"L" -----  
0 ~ VDD x 0.3 V  
Output current ( output buf f er ) ------------ 4 mA ( MAX )  
Output load capacitance ---------------------- 20 pF ( MAX ) *1  
Circuit current -----------------------------------  
FEATURES  
-
mA  
* Internal V-chip data slicer (for sub-picture)  
* Vertical f ilter for sub-picture ( Y signal )  
* Base band comb filter (2 Line)  
NOTICE: Connect a 0.1µF or larger capacitor between VDD and VSS pins.  
*1 : Include pin capacitance ( 7 pF )  
* Single sub-picture ( selectable picture size : 1/9 , 1/16 )  
* Sub-picture processing specification ( 1/9 , 1/16 size) :  
Quantization bits  
Y, B-Y, R-Y : 7 bits  
Horizontal sampling 229 pixels (Y), 57 pixels (B-Y, R-Y)  
Vertical lines  
69/ 52 lines  
* Frame ( sub-picture ) on/off  
* Built-in analog circuits :  
Two 8-bit A/D converter (f or sub-picture signal)  
Three 8-bit D/A conv erters (for Y, U and V of sub-picture)  
Sy nc-tip-clamp, VCXO,OSD switch ... etc..  
* IIC BUS control ( parallel/serial control) :  
PIP on/off , Frame on/of f ( programmable luma lev el),  
Sub-picture size ( 1/9, 1/16 ),  
Block diagram & Application examples  
Shown next pages  
PIP position ( free position ), Picture f reeze ,  
Y delay adjustment, Chroma lev el, Tint, Black lev el,  
Contrast  
...etc..  
PIN CONFIGURATION (TOP VIEW)  
42  
1
SWM  
Y(R)OUT  
2
41  
OSD_SEL  
OSD_RIN  
40  
3
SDATA  
AGndDA  
4
39  
SCLK  
U(G)OUT  
5
38  
DVdd  
OSD_GIN  
6
37  
DVss  
VZ  
7
36  
V(B)OUT  
BGPS  
35  
8
OSD_BIN  
SCK  
9
34  
BGPM  
VddDA  
10  
33  
FSC  
VD  
11  
32  
TEST5  
HD  
12  
31  
ESTEN  
AVss(vcxo)  
13  
30  
X'tal(P-N)  
SWMG  
14  
29  
RESET  
X'tal(P-M)  
CSYNCS  
AVdd(ad)  
Vin(ad)  
15  
16  
28  
27  
26  
25  
X'tal(NT)  
BIAS  
17  
18  
Filter  
Uin(ad)  
Vrb  
AVdd(vcxo)  
24  
23  
22  
19  
20  
CVBSin(ad)  
AVss(ad)  
Yin(ad)  
21  
Vrt  
Cin(ad)  
Outline 42 Pin SDIP Package (M65665SP)  
Outline 0.8mm pitch 42 Pin SOP Package (M65665FP)  
1
MITSUBISHI  
ELECTRIC  

与M65665相关器件

型号 品牌 描述 获取价格 数据表
M65665CFP RENESAS PICTURE-IN-PICTURE SIGNAL PROCESSING

获取价格

M65665CSP RENESAS PICTURE-IN-PICTURE SIGNAL PROCESSING

获取价格

M65665DSP RENESAS PICTURE-IN-PICTURE SIGNAL PROCESSING

获取价格

M65665FP MITSUBISHI PICTURE-IN-PICTURE SIGNAL PROCESSING

获取价格

M65665SP MITSUBISHI PICTURE-IN-PICTURE SIGNAL PROCESSING

获取价格

M65665SP RENESAS PICTURE-IN-PICTURE SIGNAL PROCESSING

获取价格