5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> LT1381C
LT1381C PDF预览

LT1381C

更新时间： 2024-01-11 21:24:03
品牌 Logo 应用领域
凌特 - Linear 驱动器电容器
页数 文件大小 规格书
8页 188K
描述
Low Power 5V RS232 Dual Driver/Receiver with 0.1uF Capacitors

阅读下载

中文翻译

获取价格

LT1381C 技术参数

是否无铅： 含铅是否Rohs认证： 符合
生命周期：Active包装说明：SOP,
针数：16Reach Compliance Code：compliant
风险等级：5.3差分输出：NO
驱动器位数：2输入特性：SCHMITT TRIGGER
接口集成电路类型：LINE TRANSCEIVER接口标准：EIA-232
JESD-30 代码：R-PDSO-G16JESD-609代码：e3
长度：9.9 mm湿度敏感等级：1
功能数量：2端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：260认证状态：Not Qualified
最大接收延迟：600 ns接收器位数：2
座面最大高度：1.75 mm标称供电电压：5 V
表面贴装：YES技术：BIPOLAR
温度等级：INDUSTRIAL端子面层：Matte Tin (Sn)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：30
最大传输延迟：1300 ns宽度：3.9 mm

LT1381C 数据手册

 浏览型号LT1381C的Datasheet PDF文件第2页浏览型号LT1381C的Datasheet PDF文件第3页浏览型号LT1381C的Datasheet PDF文件第4页浏览型号LT1381C的Datasheet PDF文件第6页浏览型号LT1381C的Datasheet PDF文件第7页浏览型号LT1381C的Datasheet PDF文件第8页 
LT1381  
U
U
U
PI FU CTIO S  
C1+, C1–, C2+, C2– (Pins 1, 3, 4, 5): Commutating  
Capacitor Inputs. These pins require two external capaci-  
tors C ≥ 0.1µF: one from C1+ to C1– and another from C2+  
to C2–. C1 may be deleted if a separate 12V supply is  
available and connected to pin C1+.  
V+ (Pin 2): Positive Supply Output (RS232 Drivers).  
V+ ≈ 2VCC – 2.1V. This pin requires an external charge  
storage capacitor C ≥ 0.1µF, tied to ground or VCC. Larger  
valuecapacitorsmaybeusedtoreducesupplyripple.With  
multipletransceivers,theV+ andV– pinsmaybeparalleled  
into common capacitors.  
V– (Pin 6): Negative Supply Output (RS232 Drivers).  
V– ≈ –(2VCC – 3V). This pin requires an external charge  
storage capacitor C ≥ 0.1µF. Larger value capacitors may  
be used to reduce supply ripple. With multiple transceiv-  
ers, the V+ and V– pins may be paralleled into common  
capacitors.  
higher voltages will not damage the device if the over-  
drive is moderately current limited. Short circuits on one  
output can load the power supply generator and may  
disrupt the signal levels of the other outputs. The driver  
outputs are protected against ESD to ±10kV for human  
body model discharges.  
REC2 IN, REC1 IN (Pins 8, 13): Receiver Inputs. These  
pinsacceptRS232levelsignals(±30V)intoaprotected5k  
terminating resistor. The receiver inputs are protected  
against ESD to ±10kV for human body model discharges.  
Each receiver provides 0.4V of hysteresis for noise immu-  
nity. Open receiver inputs assume a logic low state.  
REC2OUT, REC1OUT(Pins9, 12):ReceiverOutputswith  
TTL/CMOS Voltage Levels. Outputs are fully short-circuit  
protected to ground or VCC with the power ON or OFF.  
TR2 IN, TR1 IN (Pins 10, 11): RS232 Driver Input Pins.  
These inputs are TTL/CMOS compatible. Inputs should  
not be allowed to float. Tie unused inputs to VCC.  
TR2 OUT, TR1 OUT (Pin 7, 14): Driver Outputs at RS232  
Voltage Levels. Driver output swing meets RS232 levels  
for loads up to 3k. Slew rates are controlled for lightly  
loaded lines. Output current capability is sufficient for  
load conditions up to 2500pF. Outputs are in a high  
impedance state when VCC = 0V. Outputs are fully short-  
circuit protected from V– + 25V to V+ – 25V. Applying  
GND (Pin 15): Ground Pin.  
VCC (Pin 16): 5V Input Supply Pin. This pin should be  
decoupled with a 0.1µF ceramic capacitor close to the  
package pin. Insufficient supply bypassing can result in  
lowoutputdrivelevelsanderraticchargepumpoperation.  
U
ESD PROTECTIO  
ESD Test Circuit  
The RS232 line inputs of the LT1381 have on-chip protec-  
tion from ESD transients up to ±10kV. The protection  
structures act to divert the static discharge safely to  
systemground. InorderfortheESDprotectiontofunction  
effectively, thepowersupplyandgroundpinsofthecircuit  
must be connected to ground through low impedances.  
Thepowersupplydecouplingcapacitorsandchargepump  
storage capacitors provide this low impedance in normal  
application of the circuit. The only constraint is that low  
ESR capacitors must be used for bypassing and charge  
storage. ESD testing must be done with pins VCC, V+, V–  
and GND shorted to ground or connected with low ESR  
capacitors.  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
+
5V V  
C1  
CC  
0.1µF  
+
+
+
LT1381  
+
0.1µF  
+
0.1µF  
V
GND  
TR1 OUT  
–
+
–
C1  
C2  
C2  
RS232  
LINE PINS  
REC1 IN  
PROTECTED  
TO ±10kV  
0.1µF  
0.1µF  
REC1 OUT  
TR1 IN  
TR2 IN  
+
–
V
TR2 OUT  
REC2 IN  
RS232  
LINE PINS  
PROTECTED  
TO ±10kV  
REC2 OUT  
LT1381 • ESD TC  
5
12345678

中文翻译

下载PDF

与LT1381C相关器件

型号 品牌 获取价格 描述 数据表
LT1381CN Linear

获取价格

 		Low Power 5V RS232 Dual Driver/Receiver with 0.1uF Capacitors
LT1381CS Linear

获取价格

 		Low Power 5V RS232 Dual Driver/Receiver with 0.1uF Capacitors
LT1381CS#PBF Linear

获取价格

 		LT1381 - Low Power 5V RS232 Dual Driver/Receiver with 0.1µF Capacitors; Package:
LT1381CS#TR Linear

获取价格

 		暂无描述
LT1381CS#TRPBF Linear

获取价格

 		LT1381 - Low Power 5V RS232 Dual Driver/Receiver with 0.1µF Capacitors; Package:
LT1381I Linear

获取价格

 		Low Power 5V RS232 Dual Driver/Receiver with 0.1uF Capacitors
LT1381IS Linear

获取价格

 		Low Power 5V RS232 Dual Driver/Receiver with 0.1uF Capacitors
LT1381IS#TR Linear

获取价格

 		LT1381 - Low Power 5V RS232 Dual Driver/Receiver with 0.1µF Capacitors; Package:
LT1381IS#TRPBF Linear

获取价格

 		暂无描述
LT1389 Linear

获取价格

 		Nanopower Precision Shunt Voltage Reference

与LT1381C相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证