Datasheet > LS1046AXE8Q1A

LS1046AXE8Q1A

更新时间： 2024-03-03 10:08:44

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
194页	2019K
描述
Layerscape 64-bit Arm Cortex-A72, Quad-core, 1.6GHz, -40 to 105C, Security enabled

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

LS1046AXE8Q1A 数据手册

Document Number LS1046A

Rev. 4, 06/2020

NXP Semiconductors

Data Sheet: Technical Data

LS1046A

QorIQ LS1046A, LS1026A

Data Sheet

Features

• Additional peripheral interfaces

– One Quad Serial Peripheral Interface (QSPI)

controller

• LS1046A has four cores and LS1026A has two cores

• Four 32-bit/64-bit Arm® Cortex®-v8 A72 CPUs

– Arranged as a single cluster of four cores sharing a

single 2 MB L2 cache

– One Serial Peripheral Interface (SPI) controller

– Integrated flash controller (IFC) supporting NAND

and NOR flash

– Up to 1.8 GHz operation

– Single-threaded cores with 32 KB L1 data cache and

48 KB L1 instruction cache

– Three high-speed USB 3.0 controllers with

integrated PHY

– One Enhanced Secure Digital Host Controller

supporting SD 3.0, eMMC 4.4, and eMMC 4.5

– Four I2C controllers

– Two 16550-compliant DUARTs and six low-power

UARTs (LPUARTs)

– General purpose IO (GPIO), eight Flextimers

– One Queue Direct Memory Access Controller

(qDMA)

• Hierarchical interconnect fabric

– Up to 700 MHz operation

• One 32-bit/64-bit DDR4 SDRAM memory controller

with ECC and interleaving support

– Up to 2.1 GT/s

• Data Path Acceleration Architecture (DPAA)

incorporating acceleration for the following functions:

– Packet parsing, classification, and distribution

(FMan)

– One Enhanced Direct Memory Access Controller

(eDMA)

– Global programmable interrupt controller (GIC)

– Thermal monitoring unit (TMU)

– Queue management for scheduling, packet

sequencing, and congestion management (QMan)

– Hardware buffer management for buffer allocation

and de-allocation (BMan)

• 780 FC-PBGA package, 23 mm x 23 mm

– Cryptography acceleration (SEC)

– IEEE 1588™ support

• Two RGMII interfaces

• Eight SerDes lanes for high-speed peripheral interfaces

– Three PCI Express 3.0 controllers

– One Serial ATA (SATA 6 Gbit/s) controller

– Up to two XFI (10 GbE) interfaces

– Up to five SGMII interfaces supporting 1000 Mbps

– Up to three SGMII interfaces supporting 2500 Mbps

– Up to one QSGMII interface

– Supports 10GBase-KR

– Supports 1000Base-KX

NXP reserves the right to change the production detail specifications as may be

required to permit improvements in the design of its products.

12 3 4 5 6 7...194

下载PDF

与LS1046AXE8Q1A相关器件

型号	品牌	描述	获取价格	数据表
LS1046AXE8T1A	NXP	Layerscape 64-bit Arm Cortex-A72, Quad-core, 1.8GHz, -40 to 105C, Security enabled	获取价格
LS1046AXN8P1A	NXP	Layerscape 64-bit Arm Cortex-A72, Quad-core, 1.4GHz, -40 to 105C, Security disabled	获取价格
LS1046AXN8Q1A	NXP	Layerscape 64-bit Arm Cortex-A72, Quad-core, 1.6GHz, -40 to 105C, Security disabled	获取价格
LS1046AXN8T1A	NXP	Layerscape 64-bit Arm Cortex-A72, Quad-core, 1.8GHz, -40 to 105C, Security disabled	获取价格
LS1048ASE7MQA	NXP	Multifunction Peripheral	获取价格
LS1048ASE7PTA	NXP	Multifunction Peripheral	获取价格