5秒后页面跳转
LNK65K-V PDF预览

LNK65K-V

更新时间: 2022-02-26 12:25:38
品牌 Logo 应用领域
帕沃英蒂格盛 - POWERINT /
页数 文件大小 规格书
24页 2357K
描述
Energy Efficient, High-Power Off-Line Switcher With Accurate Primary-Side Regulation (PSR)

LNK65K-V 数据手册

 浏览型号LNK65K-V的Datasheet PDF文件第1页浏览型号LNK65K-V的Datasheet PDF文件第2页浏览型号LNK65K-V的Datasheet PDF文件第3页浏览型号LNK65K-V的Datasheet PDF文件第5页浏览型号LNK65K-V的Datasheet PDF文件第6页浏览型号LNK65K-V的Datasheet PDF文件第7页 
LinkSwitch-HP  
current limit in less than time tON(SOA). This prevents excessive  
drain currents during start-up and output short-circuit conditions  
by providing additional time for the primary inductance to reset.  
The SOA protection is disabled when the output voltage is  
within 7.5% of regulation voltage.  
132  
fSW(LF)  
Sample and Hold (S/H)  
32  
The sample and hold block senses the output voltage at auxiliary  
winding during secondary rectifier on-time. The FEEDBACK pin  
voltage is sampled after the turn-off of the internal switch to  
compensate for diode conduction time differences. Sampling  
time increases monotonically from 1.2 ms at no or light load to  
2.5 ms at full load. Sampled voltage is held until the next clock  
cycle. The output of S/H is fed to the error amplifier, once in  
regulation the sampled voltage is 2 V.  
Compensation  
Voltage (POUT  
)
100%  
50%  
BYPASS (BP) Programming  
25%  
This feature selects either hysteretic or latching OVP/OCP and  
OTP protection based on capacitor loading on the BYPASS pin.  
Compensation  
Voltage (POUT  
VC(MIN) VC(MCM)  
VC(MAX)  
)
The shutdown type is determined at the device power-up as  
shown in Table 3.  
PI-6722-111212  
Figure 5. Compensation Pin Characteristics (Multi-Mode Operation).  
CBP  
0.47 mF  
4.7 mF  
47 mF  
OVP  
Latching Auto-Restart Latching  
Auto-Restart Auto-Restart Latching  
Auto-Restart  
In the event of an open-loop fault (no connection between the  
feedback winding and the feedback divider network or the  
FEEDBACK pin to the feedback network), the sensed current  
out of FEEDBACK pin will be zero during MOSFET on-time, the  
device enters into line brown-out protection (line UV). In the  
event of output short-circuit or overload condition, the device  
enters into auto-restart mode. Auto-restart minimizes the  
power dissipation under fault conditions, the device will turn on  
and off at duty cycle of typically 3% as long as the fault condition  
persists. In auto-restart switching is disabled for tAR(OFF)1  
(typ. 150 ms) when the FEEDBACK pin voltage has dropped  
below the auto-restart threshold VFB(AR) for the shutdown default  
delay time tAR(ON) (typ. 35 ms). After this period switching is  
enabled again with the device entering soft-start (typ. 15 ms).  
For the first auto-restart off-period switching is disabled for a  
reduced time tAR(OFF)2 (typ. 1500 ms) to reduce the power supply  
restart time during line cycling. Optionally the default shutdown  
delay time can be extended by adding a capacitor to the  
PROGRAM pin.  
Lost Regulation  
(SC, OC)  
OTP  
Latching  
Hysteretic  
Latching  
Table 3.  
Shutdown Type vs. Value of BYPASS Pin Capacitance.  
Current Limit Setting  
During power-up the cycle-by-cycle current limit is determined  
by measuring the resistor value connected to the PROGRAM  
pin by the measurement is performed by applying 1.25 V (see  
Figure 10). The current limit can be set between 40% to 100%  
in steps of 10% as shown in Table 4. After the current limit is  
set the PROGRAM pin voltage is reduced to ~0 in order to  
minimize power dissipation.  
IPD  
RPD  
ILIMIT(NORM)  
IPD  
RPD  
ILIMIT(NORM)  
mA  
10  
16  
24  
36  
kW  
%
100  
90  
mA  
54  
kW  
%
60  
50  
40  
124  
78.7  
52.3  
34.8  
23.2  
15.0  
10.0  
83  
80  
125  
Hysteretic Thermal Shutdown  
The thermal shutdown circuitry senses the controller die  
temperature. The threshold is set at 142 °C with a 75 °C  
hysteresis (both typical). Once the device temperature rises  
above 142 °C, the power MOSFET is disabled and remains  
disabled until the die temperature falls by 75 °C, at which point  
the device is re-enabled. The large hysteresis maintain the  
average temperature below the temperature rating of low cost  
CEM type PCB material in most cases.  
70  
Table 4.  
Current Limit Selection vs. Program Pin Resistor Value.  
Programmable Shutdown Delay  
The default auto-restart shutdown delay time tSD(AR) (typ. 35 ms)  
can optionally be extended by connecting a capacitor to the  
PROGRAM pin. Once a lost regulation fault is detected the  
PROGRAM pin voltage is cycled 128 times between VPD(DL) (typ.  
0.5 V) and VPD(DU) (typ. 1.2 V) as shown in Figure 10. Figure 6  
depicts the relationship between extended shutdown delay  
time, added PROGRAM pin capacitor and current limit  
programming resistor.  
Safe Operating Area (SOA) Protection  
The device features a safe operating area (SOA) protection  
mode which disables MOSFET switching for 4 consecutive  
cycles in the event the peak switching current reaches the  
4
Rev. C 03/14  
www.powerint.com  

与LNK65K-V相关器件

型号 品牌 描述 获取价格 数据表
LNK6663E POWERINT IC OFF-LINE SWITCH PWM 7SIP

获取价格

LNK6663EVK POWERINT Energy Efficient, High-Power Off-Line Switcher With Accurate Primary-Side Regulation (PSR)

获取价格

LNK6663K POWERINT IC OFFLINE SW PSR 12ESOP

获取价格

LNK6663K-TL POWERINT IC OFFLINE SW PSR 12ESOP

获取价格

LNK6663V POWERINT IC OFF-LINE SWITCH PWM 12DIP

获取价格

LNK6664EVK POWERINT Energy Efficient, High-Power Off-Line Switcher With Accurate Primary-Side Regulation (PSR)

获取价格