5秒后页面跳转
LNK563DG PDF预览

LNK563DG

更新时间: 2024-01-22 19:57:00
品牌 Logo 应用领域
帕沃英蒂格盛 - POWERINT 开关光电二极管
页数 文件大小 规格书
16页 1013K
描述
IC OFFLINE SWIT OTP HV 8SOP

LNK563DG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP,针数:8/7
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:14 weeks
风险等级:2.32其他特性:REQUIRES AN AC SUPPLY OF 85 TO 265 V
模拟集成电路 - 其他类型:SWITCHING REGULATOR控制技术:PULSE WIDTH MODULATION
JESD-30 代码:R-PDSO-G7JESD-609代码:e3
长度:4.9 mm功能数量:1
端子数量:7最高工作温度:125 °C
最低工作温度:-40 °C最大输出电流:0.2 A
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED座面最大高度:1.75 mm
表面贴装:YES切换器配置:SINGLE
最大切换频率:89 kHz温度等级:AUTOMOTIVE
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
Base Number Matches:1

LNK563DG 数据手册

 浏览型号LNK563DG的Datasheet PDF文件第3页浏览型号LNK563DG的Datasheet PDF文件第4页浏览型号LNK563DG的Datasheet PDF文件第5页浏览型号LNK563DG的Datasheet PDF文件第7页浏览型号LNK563DG的Datasheet PDF文件第8页浏览型号LNK563DG的Datasheet PDF文件第9页 
LNK562-564  
TOP VIEW  
FB  
BP  
CBP  
D
Input Filter  
Capacitor  
S
S
S
S
Tr a n s f o r m e r  
HV DC  
INPUT  
+
-
+
DC  
OUT  
-
Maximize hatched copper  
areas (  
) for optimum  
heatsinking  
Output Filter  
Capacitor  
PI-4157-101305  
Figure 6. Recommended Circuit Board Layout for LinkSwitch-LP using P Package (Assumes a HVDC Input Stage).  
DRAIN pin at turn off. This can be achieved by using an RCD  
clamp or a Zener (~200 V) and diode clamp across the primary  
winding. In all cases, to minimize EMI, care should be taken  
to minimize the circuit path from the clamp components to the  
transformer and LinkSwitch-LP.  
LinkSwitch-LP Layout Considerations  
Layout  
See Figure 6 for a recommended circuit board layout for  
LinkSwitch-LP (P & G package).  
Thermal Considerations  
Single Point Grounding  
The copper area underneath the LinkSwitch-LP acts not only as  
a single point ground, but also as a heatsink. As it is connected  
to the quiet source node, this area should be maximized for  
good heat sinking of LinkSwitch-LP. The same applies to the  
cathode of the output diode.  
Use a single point ground connection from the input lter  
capacitor to the area of copper connected to the SOURCE pins.  
Bypass Capacitor (CBP)  
TheBYPASSpincapacitorshouldbelocatedasnearaspossible  
to the BYPASS and SOURCE pins.  
Y-Capacitor  
The placement of the Y-type cap should be directly from the  
primary input lter capacitor positive terminal to the common/  
return terminal of the transformer secondary. Such a placement  
will route high magnitude common-mode surge currents away  
from the LinkSwitch-LP device. Note: If an input pi (C, L, C)  
EMIlterisused, thentheinductorintheltershouldbeplaced  
between the negative terminals on the input lter capacitors.  
Primary Loop Area  
The area of the primary loop that connects the input lter  
capacitor, transformer primary and LinkSwitch-LP together  
should be kept as small as possible.  
Primary Clamp Circuit  
An external clamp may be used to limit peak voltage on the  
6
Rev. H 11/08  

与LNK563DG相关器件

型号 品牌 描述 获取价格 数据表
LNK563DG-TL POWERINT IC OFFLINE SWIT OTP HV 8SOP

获取价格

LNK563DN POWERINT IC OFFLINE SWIT OTP HV 8SOIC

获取价格

LNK563DN-TL POWERINT IC OFFLINE SWIT OTP HV 8SOIC

获取价格

LNK563G POWERINT Energy Effi cient Off-Line Switcher IC for Linear Transformer Replacement

获取价格

LNK563GN POWERINT Energy Effi cient Off-Line Switcher IC for Linear Transformer Replacement

获取价格

LNK563GN-TL POWERINT Energy Effi cient Off-Line Switcher IC for Linear Transformer Replacement

获取价格