5秒后页面跳转
LNK563D PDF预览

LNK563D

更新时间: 2024-02-19 08:10:15
品牌 Logo 应用领域
帕沃英蒂格盛 - POWERINT 变压器开关
页数 文件大小 规格书
16页 857K
描述
Energy Effi cient Off-Line Switcher IC for Linear Transformer Replacement

LNK563D 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:DIP
包装说明:DIP,针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:14 weeks
风险等级:1.68其他特性:REQUIRES AN AC SUPPLY OF 85 TO 265 V
模拟集成电路 - 其他类型:SWITCHING REGULATOR控制技术:PULSE WIDTH MODULATION
JESD-30 代码:R-PDIP-T7JESD-609代码:e3
长度:9.575 mm功能数量:1
端子数量:7最高工作温度:125 °C
最低工作温度:-40 °C最大输出电流:0.2 A
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
表面贴装:NO切换器配置:SINGLE
最大切换频率:89 kHz温度等级:AUTOMOTIVE
端子面层:Matte Tin (Sn)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

LNK563D 数据手册

 浏览型号LNK563D的Datasheet PDF文件第1页浏览型号LNK563D的Datasheet PDF文件第2页浏览型号LNK563D的Datasheet PDF文件第4页浏览型号LNK563D的Datasheet PDF文件第5页浏览型号LNK563D的Datasheet PDF文件第6页浏览型号LNK563D的Datasheet PDF文件第7页 
LNK562-564  
The oscillator incorporates circuitry that introduces a small  
amount of frequency jitter, typically 5% of the switching  
frequency, to minimize EMI. The modulation rate of the  
frequency jitter is set to 1 kHz to optimize EMI reduction  
for both average and quasi-peak emissions. The frequency  
jitter, which is proportional to the oscillator frequency, should  
be measured with the oscilloscope triggered at the falling  
edge of the DRAIN voltage waveform. The waveform in  
Figure4illustratesthefrequencyjitter.Theoscillatorfrequency  
is reduced when the FB pin voltage is less than 1.69 V as  
described below.  
Over-Temperature Protection  
The thermal shutdown circuitry senses the die temperature.  
The threshold is set at 142 °C typical with a 75 °C hysteresis.  
When the die temperature rises above this threshold (142 °C)  
the power MOSFET is disabled and remains disabled until the  
die temperature falls by 75 °C, at which point the MOSFET  
is re-enabled.  
Current Limit  
ThecurrentlimitcircuitsensesthecurrentinthepowerMOSFET.  
When this current exceeds the internal threshold (ILIMIT), the  
powerMOSFETisturnedofffortheremainderofthatcycle.The  
leadingedgeblankingcircuitinhibitsthecurrentlimitcomparator  
forashorttime(tLEB)afterthepowerMOSFETisturnedon.This  
leading edge blanking time has been set so that current spikes  
caused by capacitance and rectier reverse recovery time will  
not cause premature termination of the MOSFET conduction.  
Feedback Input Circuit  
The feedback input circuit at the FB pin consists of a low  
impedancesourcefolloweroutputsetat1.69V.Whenthecurrent  
deliveredintothispinexceeds70μA,alowlogiclevel(disable)  
is generated at the output of the feedback circuit. This output  
is sampled at the beginning of each cycle on the rising edge of  
the clock signal. If high, the power MOSFET is turned on for  
that cycle (enabled), otherwise the power MOSFET remains  
off (disabled). Since the sampling is done only at the beginning  
of each cycle, subsequent changes in the FB pin voltage or  
current during the remainder of the cycle are ignored. When  
the FB pin voltage falls below 1.69 V, the oscillator frequency  
linearly reduces to typically 48% at the auto-restart threshold  
voltage of 0.8 V. This function limits the power supply output  
current at output voltages below the rated voltage regulation  
threshold VR (see Figure 1).  
600  
500  
VDRAIN  
400  
300  
200  
100  
5.8 V Regulator and 6.3 V Shunt Voltage Clamp  
0
68 kHz  
The 5.8 V regulator charges the bypass capacitor connected to  
the BYPASS pin to 5.8 V by drawing a current from the voltage  
on the DRAIN, whenever the MOSFET is off. The BYPASS  
pin is the internal supply voltage node. When the MOSFET  
is on, the device runs off of the energy stored in the bypass  
capacitor. Extremely low power consumption of the internal  
circuitryallowsLinkSwitch-LPtooperatecontinuouslyfromthe  
currentdrawnfromtheDRAINpin.Abypasscapacitorvalueof  
0.1 μF is sufcient for both high frequency decoupling and  
energy storage.  
64 kHz  
0
20  
Time (μs)  
Figure 4. Frequency Jitter at fOSC  
.
Auto Restart  
In the event of a fault condition such as output short circuit or  
an open loop condition, LinkSwitch-LP enters into auto-restart  
operation.Aninternalcounterclockedbytheoscillatorgetsreset  
every time the FB pin voltage exceeds the FEEDBACK Pin  
Auto-Restart Threshold Voltage (VFB(AR)). If the FB pin voltage  
drops below VFB(AR) for more than 100 ms, the power MOSFET  
switching is disabled. The auto-restart alternately enables and  
disables the switching of the power MOSFET at a duty cycle  
of typically 12% until the fault condition is removed.  
In addition, there is a 6.3 V shunt regulator clamping the  
BYPASS pin at 6.3 V when current is provided to the BYPASS  
pin externally. This facilitates powering the device externally  
through a resistor from the bias winding to decrease the no-  
load consumption.  
BYPASS Pin Undervoltage  
The BYPASS pin undervoltage circuitry disables the power  
MOSFET when the BYPASS pin voltage drops below 4.85 V.  
Once the BYPASS pin voltage drops below 4.85 V, it must rise  
back to 5.8 V to enable (turn on) the power MOSFET.  
3
Rev. H 11/08  

与LNK563D相关器件

型号 品牌 描述 获取价格 数据表
LNK563DG POWERINT IC OFFLINE SWIT OTP HV 8SOP

获取价格

LNK563DG-TL POWERINT IC OFFLINE SWIT OTP HV 8SOP

获取价格

LNK563DN POWERINT IC OFFLINE SWIT OTP HV 8SOIC

获取价格

LNK563DN-TL POWERINT IC OFFLINE SWIT OTP HV 8SOIC

获取价格

LNK563G POWERINT Energy Effi cient Off-Line Switcher IC for Linear Transformer Replacement

获取价格

LNK563GN POWERINT Energy Effi cient Off-Line Switcher IC for Linear Transformer Replacement

获取价格