LM555CMMX

更新时间： 2024-02-09 17:29:30

品牌	Logo	应用领域
美国国家半导体 - NSC		光电二极管
页数	文件大小	规格书
12页	392K
描述
Timer

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

LM555CMMX 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
Reach Compliance Code：	unknown	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.13
Is Samacsys：	N	模拟集成电路 - 其他类型：	PULSE; RECTANGULAR
JESD-30 代码：	R-PDIP-T8	JESD-609代码：	e0
功能数量：	1	端子数量：	8
最高工作温度：	125 °C	最低工作温度：	-55 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	DIP
封装等效代码：	DIP8,.3	封装形状：	RECTANGULAR
封装形式：	IN-LINE	峰值回流温度（摄氏度）：	NOT SPECIFIED
电源：	5/15 V	认证状态：	Not Qualified
子类别：	Analog Waveform Generation Functions	最大供电电流 (Isup)：	12 mA
最大供电电压 (Vsup)：	18 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	15 V	表面贴装：	NO
技术：	BIPOLAR	温度等级：	MILITARY
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	THROUGH-HOLE
端子节距：	2.54 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED	Base Number Matches：	1

LM555CMMX 数据手册

Applications Information

MONOSTABLE OPERATION

NOTE: In monostable operation, the trigger should be driven

high before the end of timing cycle.

In this mode of operation, the timer functions as a one-shot

(Figure 1). The external capacitor is initially held discharged

by a transistor inside the timer. Upon application of a nega-

tive trigger pulse of less than 1/3 V_CCto pin 2, the flip-flop is

set which both releases the short circuit across the capacitor

and drives the output high.

DS007851-7

FIGURE 3. Time Delay

ASTABLE OPERATION

If the circuit is connected as shown in Figure 4 (pins 2 and 6

connected) it will trigger itself and free run as a multivibrator.

The external capacitor charges through R_A+ R_Band dis-

charges through R_B. Thus the duty cycle may be precisely

set by the ratio of these two resistors.

DS007851-5

FIGURE 1. Monostable

The voltage across the capacitor then increases exponen-

tially for a period of t = 1.1 R_AC, at the end of which time the

voltage equals 2/3 V_CC. The comparator then resets the

flip-flop which in turn discharges the capacitor and drives the

output to its low state. Figure 2 shows the waveforms gener-

ated in this mode of operation. Since the charge and the

threshold level of the comparator are both directly propor-

tional to supply voltage, the timing internal is independent of

supply.

DS007851-8

FIGURE 4. Astable

DS007851-6

In this mode of operation, the capacitor charges and dis-

charges between 1/3 V_CCand 2/3 V_CC. As in the triggered

mode, the charge and discharge times, and therefore the fre-

quency are independent of the supply voltage.

= 5V

Top Trace: Input 5V/Div.

TIME = 0.1 ms/DIV.

= 9.1kΩ

Middle Trace: Output 5V/Div.

Bottom Trace: Capacitor Voltage 2V/Div.

C = 0.01µF

FIGURE 2. Monostable Waveforms

During the timing cycle when the output is high, the further

application of a trigger pulse will not effect the circuit so long

as the trigger input is returned high at least 10µs before the

end of the timing interval. However the circuit can be reset

during this time by the application of a negative pulse to the

reset terminal (pin 4). The output will then remain in the low

state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that

it be connected to V_CCto avoid any possibility of false trig-

gering.

Figure 3 is a nomograph for easy determination of R, C val-

ues for various time delays.

www.national.com

1...4 5 678 9 10...12

下载PDF

与LM555CMMX相关器件

型号	品牌	描述	获取价格	数据表
LM555CMMX/NOPB	TI	Timing from Microseconds through Hours	获取价格
LM555CMX	TI	Timing from Microseconds through Hours	获取价格
LM555CMX	NSC	Timer	获取价格
LM555CMX	ONSEMI	单计时器	获取价格
LM555CMX/NOPB	TI	Timing from Microseconds through Hours	获取价格
LM555CMX_12	FAIRCHILD	Single Timer	获取价格

与LM555CMMX相关文章

MAX6675资料手册参数详解、引脚配置说明
2024-05-13

7
LM258引脚图及功能介绍、主要参数分析
2024-05-13

5
CD4052资料手册参数详解、引脚配置说明
2024-05-13

6
一文带你了解TPS5430资料手册分析：参数介绍、引脚配置说明
2024-05-13

6

产品中心

服务支持

精选活动

关于我们

帮助中心

LM555CMMX

LM555CMMX 技术参数

LM555CMMX 数据手册

与LM555CMMX相关器件

与LM555CMMX相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

LM555CMMX

LM555CMMX 技术参数

LM555CMMX 数据手册

与LM555CMMX相关器件

与LM555CMMX相关文章

您还可以找

您在本页遇到什么问题？