32-Bit System-on-Chip
NXP Semiconductors
LH7A400
Table 3. Functional Pin List (Cont’d)
BGA LFBGA
SIGNAL
RESET
STATE
STANDBY
STATE
OUTPUT
DRIVE
DESCRIPTION
I/O NOTES
PIN
PIN
C13
E12
G10
B12
B11
D11
B13
B14
C12
A14
B12
A12
D26
D27
D28
D29
D30
D31
Data Bus
LOW
LOW
12 mA I/O
• Asynchronous Address Bus
• Asynchronous Memory Write Byte Enable 1
HIGH:
nWE1
M16
N14
M15
M16
A0/nWE1
A1/nWE2
HIGH
HIGH
12 mA
12 mA
O
O
• Asynchronous Address Bus
• Asynchronous Memory Write Byte Enable 2
HIGH:
nWE2
M13
K16
K15
K14
J8
L15
K12
K13
K16
J13
A2/SA0
A3/SA1
A4/SA2
A5/SA3
A6/SA4
J16
J14
J9
J11
A7/SA5
J16
A8/SA6
• Asynchronous Address Bus
• Synchronous Address Bus
LOW
LOW
12 mA
O
H15
H10
H12
G15
G10
G11
F16
A9/SA7
H16
H14
G16
G14
G13
F16
A10/SA8
A11/SA9
A12/SA10
A13/SA11
A14/SA12
A15/SA13
• Async Address Bus
• Sync Device Bank Address 0
F14
E16
E16
F13
A16/SB0
A17/SB1
LOW
LOW
LOW
LOW
12 mA
12 mA
O
O
• Async Address Bus
• Sync Device Bank Address 1
E13
F11
D15
C16
B16
A15
A13
E14
D15
C16
C15
C14
B15
E11
A18
A19
A20
A21
A22
A23
A24
Asynchronous Address Bus
LOW
LOW
12 mA
O
• Async Memory Address Bus
• Smart Card Interface I/O (Data)
G8
F8
A8
D8
B7
A7
A25/SCIO
LOW: A25
LOW: A26
LOW: A27
LOW
LOW
LOW
12 mA I/O
12 mA I/O
• Async Memory Address Bus
• Smart Card Interface Clock
A26/SCCLK
A27/SCRST
• Async Memory Address Bus
• Smart Card Interface Reset
12 mA
O
D8
C8
C8
F8
D9
nOE
Async Memory Output Enable
HIGH
HIGH
HIGH
No Change
No Change
No Change
12 mA
12 mA
8 mA
O
O
O
nWE0
nWE3
Async Memory Write Byte Enable 0
Async Memory Write Byte Enable 3
D10
• Async Memory Chip Select 6
• Sync Memory Clock Enable 1 or 2
B10
C10
E9
CS6/SCKE1_2
CS7/SCKE0
LOW: CS6
LOW: CS7
No Change
No Change
12 mA
O
O
• Async Memory Chip Select 7
• Sync Memory Clock Enable 0
A10
12 mA
12 mA
G9
A10
C14
A11
B10
C13
SCKE3
SCLK
Sync Memory Clock Enable 3
Sync Memory Clock
LOW
LOW
HIGH
LOW
O
I/O
O
No Change
No Change
2
nSCS0
Sync Memory Chip Select 0
12 mA
Preliminary data sheet
Rev. 01 — 16 July 2007
7