5秒后页面跳转
KK74LV74N PDF预览

KK74LV74N

更新时间: 2024-01-28 05:02:50
品牌 Logo 应用领域
可天士 - KODENSHI 触发器锁存器
页数 文件大小 规格书
6页 399K
描述
Dual D-type flip-flop with set and reset; positive-edge trigger

KK74LV74N 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:unknown风险等级:5.84
Is Samacsys:NBase Number Matches:1

KK74LV74N 数据手册

 浏览型号KK74LV74N的Datasheet PDF文件第2页浏览型号KK74LV74N的Datasheet PDF文件第3页浏览型号KK74LV74N的Datasheet PDF文件第4页浏览型号KK74LV74N的Datasheet PDF文件第5页浏览型号KK74LV74N的Datasheet PDF文件第6页 
TECHNICAL DATA  
KK74LV74  
Dual D-type flip-flop with set and reset;  
positive-edge trigger  
N SUFFIX  
PLASTIC  
The KK74LV74 is a low-voltage Si-gate CMOS device and is pin  
and function compatible with 74HC/HCT74.  
The KK74LV74 is a dual positive edge triggered, D-type flip-flop  
with individual data (D) inputs, clock (CP) inputs, set (SD) and (RD)  
inputs; also complementary Q and Q outputs.  
The set and reset are asynchronous active LOW inputs and operate  
independently of the clock input. Information on the data input is  
transferred to the Q output on the LOW-to-HIGH transition of the clock  
pulse. The D inputs must be stable one set-up time prior to the LOW-to-  
HIGH clock transition, for predictable operation. Schmitt-trigger action  
in the clock input makes the circuit highly tolerant to slower clock rise  
and fall times.  
14  
1
D SUFFIX  
SOIC  
14  
1
ORDERING INFORMATION  
KK74LV74N Plastic  
KK74LV74D SOIC  
TA = -40° to 125° C for all packages  
Output voltage levels are compatible with input levels of CMOS,  
NMOS and TTL ICS  
Supply voltage range: 1.2 to 3.6 V  
Low input current: 1.0 µА; 0.1 µА at Т = 25 °С  
High Noise Immunity Characteristic of CMOS Devices  
PIN ASSIGNMENT  
RESET 1  
DATA 1  
CLOCK 1  
SET 1  
Q1  
1
2
3
4
5
6
7
14  
V
CC  
13 RESET 2  
12 DATA2  
11 CLOCK 2  
10 SET 2  
LOGIC DIAGRAM  
9
8
Q1  
Q2  
Q2  
GND  
FUNCTION TABLE  
Inputs  
Clock  
Outputs  
Set  
L
Reset  
Data  
X
Q
H
Q
L
H
L
X
X
X
H
L
X
L
H
L
X
H*  
H
H*  
L
H
H
H
H
H
H
H
H
H
H
H
L
L
H
L
X
No Change  
No Change  
No Change  
H
X
PIN 20=VCC  
PIN 10 = GND  
X
*Both outputs will remain high as long as Set and  
Reset are low, but the output states are unpredictable  
if Set and Reset go high simultaneously.  
H= high level  
X = don’t care  
L = low level  
Z = high impedance  
1

与KK74LV74N相关器件

型号 品牌 获取价格 描述 数据表
KK74LV86 KODENSHI

获取价格

Quad 2-Input Exclusive OR Gate
KK74LV86D KODENSHI

获取价格

Quad 2-Input Exclusive OR Gate
KK74LV86N KODENSHI

获取价格

Quad 2-Input Exclusive OR Gate
KK74LVU04 KODENSHI

获取价格

Hex Inverter
KK74LVU04D KODENSHI

获取价格

Hex Inverter
KK74LVU04N KODENSHI

获取价格

Hex Inverter
KK74VHC00 KODENSHI

获取价格

Quad 2-Input NAND Gate
KK74VHC00D KODENSHI

获取价格

Quad 2-Input NAND Gate
KK74VHC00N KODENSHI

获取价格

Quad 2-Input NAND Gate
KK74VHC02 KODENSHI

获取价格

Quad 2-Input NOR Gate