5秒后页面跳转
KK74AC112D PDF预览

KK74AC112D

更新时间: 2024-02-05 20:57:00
品牌 Logo 应用领域
可天士 - KODENSHI 触发器
页数 文件大小 规格书
6页 408K
描述
Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

KK74AC112D 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:unknown风险等级:5.84
Is Samacsys:NBase Number Matches:1

KK74AC112D 数据手册

 浏览型号KK74AC112D的Datasheet PDF文件第2页浏览型号KK74AC112D的Datasheet PDF文件第3页浏览型号KK74AC112D的Datasheet PDF文件第4页浏览型号KK74AC112D的Datasheet PDF文件第5页浏览型号KK74AC112D的Datasheet PDF文件第6页 
TECHNICAL DATA  
KK74AC112  
Dual J-K Flip-Flop  
with Set and Reset  
High-Speed Silicon-Gate CMOS  
The KK74AC112 is identical in pinout to the LS/ALS112,  
HC/HCT112. The device inputs are compatible with standard CMOS  
outputs; with pullup resistors, they are compatible with LS/ALS outputs.  
Each flip-flop is negative-edge clocked and has active-low  
asynchronous Set and Reset inputs.  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
Low Input Current: 1.0 µA; 0.1 µA @ 25°C  
High Noise Immunity Characteristic of CMOS Devices  
Outputs Source/Sink 24 mA  
ORDERING INFORMATION  
KK74AC112N Plastic  
KK74AC112D SOIC  
TA = -40° to 85° C for all packages  
PIN ASSIGNMENT  
LOGIC DIAGRAM  
FUNCTION TABLE  
Inputs  
Clock  
Outputs  
Set  
Reset  
H
J
K
X
X
X
L
Q
Q
L
L
H
L
X
X
X
X
X
X
L
H
L
L*  
L
H
L*  
L
H
H
H
H
H
H
H
H
No Change  
H
L
H
L
L
H
L
H
H
H
X
X
X
H
H
H
X
X
X
Toggle  
H
L
No Change  
No Change  
No Change  
H
H
H
* Both outputs will remain low as long as Set and Reset are  
low, but the output states are unpredictable if Set and Reset  
go high simultaneously  
PIN 16=VCC  
PIN 8 = GND  
X = Don’t Care  
1

与KK74AC112D相关器件

型号 品牌 获取价格 描述 数据表
KK74AC112N KODENSHI

获取价格

Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
KK74AC11D KODENSHI

获取价格

Triple 3-Input AND Gate High-Performance Silicon-Gate CMOS
KK74AC11N KODENSHI

获取价格

Triple 3-Input AND Gate High-Performance Silicon-Gate CMOS
KK74AC125 KODENSHI

获取价格

Quad 3-State Noninverting Buffers High-Speed Silicon-Gate CMOS
KK74AC125D KODENSHI

获取价格

Quad 3-State Noninverting Buffers High-Speed Silicon-Gate CMOS
KK74AC125N KODENSHI

获取价格

Quad 3-State Noninverting Buffers High-Speed Silicon-Gate CMOS
KK74AC132 KODENSHI

获取价格

Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS
KK74AC132D KODENSHI

获取价格

Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS
KK74AC132N KODENSHI

获取价格

Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS
KK74AC138 KODENSHI

获取价格

1-of-8 Decoder/Demultiplexer High-Speed Silicon-Gate CMOS