Datasheet > IMP16C552-CJ68

IMP16C552-CJ68

更新时间： 2024-02-17 09:09:56

品牌	Logo	应用领域
IMP		先进先出芯片
页数	文件大小	规格书
34页	752K
描述
Dual Universal Asynchronous Receiver/Transmitter (UART) with 16-BYTE FIFO & Parallel Printer Port

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IMP16C552-CJ68 数据手册

IMP16C552

Mnemonic

RESET

type

Pin#

description

Master reset: When this input is low it clears all the register(except the

Receiver Buffer, Transfer Holding and Divisor Latches) and the control

logic of the both channels and parallel port the states of various output

signals are affected by an active RESET input (refer to table 1) .this

input is buffered with a TTL-compatible schmitt trigger with 0.5v

hysteresis.

SIN0 STS1 IN

41.62

28.13

Serial inputs :Serial data input from the communication link such as

peripheral device , MODE or data set to the associated serial channel

DSR0*,

DSR1*

Clear To Send: When low this pin indicates that the MODEM or data

set is ready to exchange data The CTS0(1)*.signal is a MODEM status

input whose conditions can be tested by the CPU reading bit4(CTS)of

the MODEM Status Register Bit4 is the complement of the CTS0(1)

signal Bit 0 (DCTS )of the MODEM status register indicates whether the

CTS(1)* input has changed state since the previous reading of the

modem status register CTS0(1)* has no the Transmitter

Note: whenever the CTS bit of the MODEM status register changes

state an interrupt is generated if the MODEM status interrupt is enabled

DSR0*

DSR1*

31.5

29.8

30.6

Data Set Ready :When low this pin indicates that modem or data set is

ready to establish the communication link with the UART the DSR0(1)

signal is a MODEM status input whose condition can be tested by the

CPU reading bit 5 (DSR)of the MODEM status register bit 5 is the

complement of the DSR0(1)* signal. bit 1 (DDSR) of the MODEM Status

the previous reading of the MODEM Status Register DSR0(1)* has no

the transmitter

Note: Whenever the DSR bit of the MODEM Status Register changes

state, an interrupt is generated if the MODEM status interrupt is enable

RLSD0*

RISD1*

Receiver Line Signal Detect: When low ,this pin indicates that the data

canter has been detected by the MODEM or data set The RLSD0(1)*

signal is a MODEM status input whose condition can be tested by the

CPU reading bit 7(RLSD)of the MODEM Status Register Bit 7 is the

complement of the RLSD0(1)* signal. Bit 3 (DRLSD) of the MODEM

Status Register indicates whether the RLSD0(1)* input has changed

state since the previous reading of the MODEM Status Register

RLSD0(1)* has no effect on the receive

Note: whenever the RLSD bit of the MODE status register changes state

on interrupt is generated if the MODEM status interrupt is enable

RI0* RI1*

Ring indicator : when low this pin indicates that a telephone ringing

signal has been received by the MODEM or data set The RI0(1)* signal

is a MODEM status input whose condition can be tested by the CPU

reading bit 6 (RI) of the MODEM Status Register Bit 6 is the

complement of the RI0(1) signal Bit2 (TERI) of MODEM Status

low to a high state since the previous reading of the MODEM Status

Note: whenever the RI bit of the MODEM Status Register changes from

a low to a high state an interrupt is generated if the MODEM status

interrupt is enabled

23.40.64

VCC

VSS

+5V supply

Ground

2.7.27

43.54

408-432-9100/ www.impweb.com

1 2 3 456 7 8...34

中文翻译

下载PDF

与IMP16C552-CJ68相关器件

型号	品牌	获取价格	描述	数据表
IMP16C552-IJ68	IMP	获取价格	Dual Universal Asynchronous Receiver/Transmitter (UART) with 16-BYTE FIFO & Parallel Print
IMP16C554	IMP	获取价格	Quad Universal Asynchronous Receiver/Transmitter (UART) with FIFOs
IMP16C554-CJ68	IMP	获取价格	Quad Universal Asynchronous Receiver/Transmitter (UART) with FIFOs
IMP16C554-LJ68	IMP	获取价格	Quad Universal Asynchronous Receiver/Transmitter (UART) with FIFOs
IMP1810	IMP	获取价格	Low Power, 5V, P Reset
IMP1810	A1PROS	获取价格	Low Power,, 5V - Ressett- Acttiive LOW,, Open--Draiin Outtputt
IMP1811	A1PROS	获取价格	Low Power,, 5V - Ressett- Acttiive LOW,, Open--Draiin Outtputt
IMP1811	IMP	获取价格	Low Power, 5V, P Reset
IMP1812	IMP	获取价格	Low Power, 5V, P Reset
IMP1812	A1PROS	获取价格	Low Power,, 5V - Ressett- Acttiive LOW,, Open--Draiin Outtputt

与IMP16C552-CJ68相关文章

LM317T数据手册解读：产品特性、应用、封装与引脚详解
2024-06-14

11
一文带你了解?DB3二极管好坏判断、参数信息、替代推荐
2024-06-14

14
LM358DR数据手册：引脚说明、电气参数及替换型号推荐
2024-06-14

8
OP07CP数据手册解读：引脚信息、电子参数
2024-06-14

12

产品中心

服务支持

精选活动

关于我们

帮助中心

IMP16C552-CJ68

IMP16C552-CJ68 数据手册

与IMP16C552-CJ68相关器件

与IMP16C552-CJ68相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IMP16C552-CJ68

IMP16C552-CJ68 数据手册

与IMP16C552-CJ68相关器件

与IMP16C552-CJ68相关文章

您还可以找

您在本页遇到什么问题？