5秒后页面跳转
捷配首页

Datasheet > 电信电路 > 编解码器> IDT821068-XQ
IDT821068-XQ PDF预览

IDT821068-XQ

更新时间： 2024-02-29 00:01:18
品牌 Logo 应用领域
艾迪悌 - IDT 解码器编解码器PC
页数 文件大小 规格书
45页 567K
描述
Programmable Codec, A/MU-Law, 1-Func, PQFP128, PLASTIC, QFP-128

阅读下载

获取价格

IDT821068-XQ 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：QFP
包装说明：PLASTIC, QFP-128针数：128
Reach Compliance Code：not_compliantHTS代码：8542.39.00.01
风险等级：5.92压伸定律：A/MU-LAW
滤波器：YES最大增益公差：0.25 dB
JESD-30 代码：R-PQFP-G128JESD-609代码：e0
长度：20 mm线性编码：16-BIT
湿度敏感等级：3功能数量：1
端子数量：128工作模式：SYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：FQFP
封装等效代码：QFP128,.67X.93,20封装形状：RECTANGULAR
封装形式：FLATPACK, FINE PITCH峰值回流温度（摄氏度）：240
电源：5 V认证状态：Not Qualified
座面最大高度：3.4 mm子类别：Codecs
最大压摆率：0.15 mA标称供电电压：5 V
表面贴装：YES电信集成电路类型：PROGRAMMABLE CODEC
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：GULL WING端子节距：0.5 mm
端子位置：QUAD处于峰值回流温度下的最长时间：20
宽度：14 mmBase Number Matches：1

IDT821068-XQ 数据手册

 浏览型号IDT821068-XQ的Datasheet PDF文件第4页浏览型号IDT821068-XQ的Datasheet PDF文件第5页浏览型号IDT821068-XQ的Datasheet PDF文件第6页浏览型号IDT821068-XQ的Datasheet PDF文件第8页浏览型号IDT821068-XQ的Datasheet PDF文件第9页浏览型号IDT821068-XQ的Datasheet PDF文件第10页 
IDT821068 OCTAL PROGRAMMABLE PCM CODEC  
INDUSTRIAL TEMPERATURE RANGE  
GCI MODE  
Compressed GCI Structure  
In GCI compressed mode, the Data Upstream Interface logic con-  
In GCI mode, the GCI interface provides communication of both  
control and voice data between the GCI bus and SLIC over a pair of trols the transmission of data onto the GCI bus. One GCI frame con-  
pins (DD and DU). The IDT821068 follows the GCI standard where sists of 8 GCI time slots, and one GCI time slot consists of four 8-bit  
voice and control data for eight channels are combined into one serial bytes as described below:  
bit stream: Data Upstream is sent out of the DU pin and Data  
- Two voice data bytes from the A-law or m-law compressor for two  
Downstream is received on the DD pin. The data transmission is different channels. For easy description, we name the two channels as  
controlled by the Data Clock (DCL) and Frame Synchronization (FSC) channel A and channel B. The compressed voice data bytes for chan-  
signals. The Frame Sync (FSC) pulse identifies the beginning of the nel A and B are 8-bit wide;  
Transmit and Receive frames and all GCI time slots refer to it. The  
- One monitor channel byte, which is used for reading control data  
DCL signal can be 2.048MHz or 4.096 MHz, decided by DOUBLE from the device for channel A and B;  
pin. The IDT821068 adjusts internal timing to accommodate signal  
- One C/I channel byte, which contains a 6 bit width C/I channel sub-  
(2.048 MHz) or double (4.096 MHz) clock rate. A complete GCI frame byte together with an MX bit and an MR bit. All real time signaling in-  
is sent upstream on DU pin and received downstream on DD pin formation is carried on the C/I channel sub-byte. The MX (Monitor  
every 125 ms.  
In GCI mode, IDT821068 supports compressed and linear voice functions for channel A and B. Both MX and MR are active low.  
data format. To make the selection, users should set the MPI and CS The data structure of the Data Downstream is as same as that of  
pin to correct level as shown in the following table, and at the same Upstream. The Data Downstream Interface logic controls the reception  
Transmit) bit and MR (Monitor Receive) bits are used for handshaking  
time, set the DMS bit in Global Command accordingly.  
of data bytes from the GCI bus. The two compressed voice channel  
data bytes of the GCI time slot are transferred to the A-law or m-law ex-  
pansion logic circuit. The expanded data is passed to the receive path  
of the signal processor. The monitor channel and C/I channel bytes are  
transferred to the GCI control logic for processing.  
Voice Data Format  
MPI  
1
CS  
0
Compressed GCI  
Linear GCI  
1
1
Figure 4 shows the overall compressed GCI frame structure.  
In compressed operation, four time slots are required to access the  
eight channels of IDT821068. The GCI time slot assignment is  
determined by the TS pin as shown in Table 1.  
125  
m
s
FSC  
DCL  
TS0  
TS1  
TS1  
TS2  
TS2  
TS3  
TS4  
TS4  
TS5  
TS5  
TS6  
TS6  
TS7  
TS7  
DD  
DU  
Detail  
TS0  
TS3  
Detail  
M M  
Voice Channel A  
Voice Channel A  
Voice Channel B  
Voice Channel B  
Monitor Channel C/I Channel  
Monitor Channel C/I Channel  
DD  
R
X
M M  
DU  
R
X
Figure 4. Compressed GCI Frame Structure  
Table 1 - Time Slot Selection for compressed GCI  
IDT821068  
TS = 0  
TS = 1  
Channels  
Timeslot  
Timeslot0  
Timeslot0  
Timeslot1  
Timeslot1  
Timeslot2  
Timeslot2  
Timeslot3  
Timeslot3  
Voice Channel  
Timeslot  
Timeslot4  
Timeslot4  
Timeslot5  
Timeslot5  
Timeslot6  
Timeslot6  
Timeslot7  
Timeslot7  
Voice Channel  
1
2
3
4
5
6
7
8
A
B
A
B
A
B
A
B
A
B
A
B
A
B
A
B
7
1...45678910...45

下载PDF

与IDT821068-XQ相关器件

型号 品牌 描述 获取价格 数据表
IDT821611J8 IDT SLIC, 2-4 Conversion, PQCC32, PLASTIC, LCC-32

获取价格
IDT821621 IDT LONG HAUL SLIC

获取价格
IDT821621J IDT LONG HAUL SLIC

获取价格
IDT821621J8 IDT SLIC, 2-4 Conversion, PQCC32, PLASTIC, LCC-32

获取价格
IDT82ALVCH16823PA IDT 3.3V CMOS 18-BIT BUS-INTERFACE FLIPFLOP WITH 3-STATE OUTPUTS AND BUS-HOLD

获取价格
IDT82LVC162374APA IDT 3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

获取价格

与IDT821068-XQ相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证