HCS245MS
Radiation Hardened
Octal Bus Transceiver, Three-State, Non-Inverting
December 1992
Features
Pinouts
20 PIN CERAMIC DUAL-IN-LINE
• 3 Micron Radiation Hardened CMOS SOS
• Total Dose 200K or 1 Mega-RAD(Si)
• Latch-Up Free Under Any Conditions
MIL-STD-1835 DESIGNATOR CDIP2-T20, LEAD FINISH C
TOP VIEW
1
2
20
19
18
17
16
15
14
13
12
11
VCC
OE
B0
B1
B2
B3
B4
B5
DIR
A0
• Fanout (Over Temperature Range)
- Bus Driver Outputs - 15 LSTTL Loads
• Military Temperature Range: -55oC to +125oC
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
3
A1
4
A2
5
A3
6
A4
• LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
7
A5
8
A6
9
A7
B6
B7
• Input Current Levels Ii ≤ 5µA at VOL, VOH
10
GND
Description
20 PIN CERAMIC FLAT PACK
MIL-STD-1835 DESIGNATOR CDFP4-F20, LEAD FINISH C
TOP VIEW
The Intersil HCS245MS is a Radiation Hardened Non-Invert-
ing Octal Bidirectional Bus Transceiver, Three-State,
intended for two-way asynchronous communication between
data busses. The HCS245MS allows data transmission from
the A bus to the B bus or from the B bus to the A bus. The
logic level at the direction input (DIR) determines the data
direction. The output enable input (OE) puts the I/O port in
the high-impedance state when high.
VCC
OE
B0
B1
B2
B3
B4
B5
DIR
A0
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
A1
A2
A3
The HCS245MS utilizes advanced CMOS/SOS technology
to achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
A4
A5
A6
The HCS245MS is supplied in a 20 lead Weld Seal Ceramic
flatpack (K suffix) or a Weld Seal Ceramic Dual-In-Line
Package (D suffix).
A7
B6
B7
GND
Functional Diagram
Truth Table
ONE OF 8 TRANSCEIVERS
CONTROL
INPUTS
A DATA
9
OE
L
DIR
L
OPERATION
B Data to A Bus
A Data to B Bus
Isolation
(2, 3, 4, 5,
6, 7, 8)
B DATA
11
(18, 17, 16, 15,
14, 13, 12)
L
H
TO OTHER
7 BUFFERS
H
X
H = High Voltage Level, L = Low Voltage Level,
X = Immaterial
DIR
1
To prevent excess currents in the High-Z (Isolation)
modes, all I/O terminals should be terminated with 10kΩ
to 1MΩ resistors.
OUTPUT
ENABLE
19
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
File Number 2468.1
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-475