5秒后页面跳转
GD14516A-68BA PDF预览

GD14516A-68BA

更新时间: 2024-02-06 06:58:01
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
9页 212K
描述
SMPTE

GD14516A-68BA 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:QFP, QFP68,.85SQ,40Reach Compliance Code:unknown
风险等级:5.78商用集成电路类型:CONSUMER CIRCUIT
JESD-30 代码:S-XQFP-G68JESD-609代码:e0
端子数量:68最高工作温度:70 °C
最低工作温度:封装主体材料:CERAMIC
封装代码:QFP封装等效代码:QFP68,.85SQ,40
封装形状:SQUARE封装形式:FLATPACK
电源:3.3,5 V认证状态:Not Qualified
子类别:Other Consumer ICs表面贴装:YES
技术:BIPOLAR温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1 mm端子位置:QUAD
Base Number Matches:1

GD14516A-68BA 数据手册

 浏览型号GD14516A-68BA的Datasheet PDF文件第2页浏览型号GD14516A-68BA的Datasheet PDF文件第3页浏览型号GD14516A-68BA的Datasheet PDF文件第4页浏览型号GD14516A-68BA的Datasheet PDF文件第5页浏览型号GD14516A-68BA的Datasheet PDF文件第6页浏览型号GD14516A-68BA的Datasheet PDF文件第7页 
HDTV  
Deserialiser  
GD14516A  
Advance Information  
The GD14516A High Definition TV  
Deserialiser is designed for point-to-point  
serial transmission systems for HDTV  
signals according to SMPTE292.  
quency is more than 500 ppm away from  
the REFCK frequency, the LDC switches  
to the local clock (REFCK) until the VCO  
frequency once more enters the  
Features  
Nominal data-rate 1485 Mbit/s NRZI.  
±500 ppm range. Then it switches back  
to the PD, comparing the VCO clock to  
the incoming data stream. The LDC con-  
tinuously monitors the VCO frequency  
against the REFCK input, clearing LOCK  
if the VCO leaves the lock range.  
The device provides a fully integrated  
solution for:  
Two operating ranges:  
1.2 -1.5 Gbit/s  
300 - 375 Mbit/s  
Clock recovery and data re-timing at  
1485 Mbit/s  
Descrambler and NRZI decoder  
Frame Detector for SAV/EAV  
1:20 DeMUX.  
Timing and Alignment Jitter in accor-  
dance with SMPTE292.  
A Frame Alignment circuit detects the  
EAV/SAV framing pattern and aligns data  
at the 20 bit output port. The frame align-  
ment can be disabled to allow other  
coding schemes.  
High-speed data input and output use  
Loop-through bondings to reduce  
reflections.  
The Clock and Data Recovery Circuit  
consists of:  
a Bang-Bang Phase Detector (PD)  
with data re-timing  
Phase-Frequency Comparator (PFC),  
a Lock Detect Circuit (LCD)  
with Lock Alarm Output,  
Complete Clock/20 (Data Recovery)  
and Lock Acquisition on one IC.  
The high-speed data input is differential  
and compatible with PECL levels. It is  
connected via loop-through transmission  
lines to minimize stub related reflections.  
For repeater applications a re-timed 75 S  
cable driver output is provided, which  
also can be used to drive an optical  
module.  
Digitally controlled capture and lock.  
a Tristatable Charge Pump  
a wide tuning range VCO.  
Full capture range with true  
Phase/Frequency detect between  
VCO-CLK and REFCK.  
The VCO centre frequency is determined  
by the REFCK multiplied by 20. The loop  
filter time constant is determined by an  
external RC filter.  
Bang-Bang Phase Detector be-  
tween VCO-CLK and DATA.  
Lock in range ±500 ppm or  
±2000 ppm referred to REFCK.  
Lock Alarm Output.  
The GD14516A is packaged in a 68 pin  
leaded Multi Layer Ceramic (MLC) pack-  
age with cavity down for easy cooling.  
When in lock, the digital Lock Detect Cir-  
cuit uses the incoming data to control the  
PLL. When not in lock, i.e. the VCO fre-  
End of Active Video (EAV) / Start of  
Active Video (SAV) detection and  
alignment of the parallel 20 bit output  
VCC_DMX VCC_CDR  
CIP  
VEE V3V3 V3V3A  
Re-timed differential 75 cable  
driver output with external termination  
resistors.  
SOP  
SON  
SIP  
SIN  
Supply operation: 5 V and 3.3 V.  
Power dissipation: 2500 mW typ.  
NEN  
SEN  
PAR  
DEN  
TCKEN  
TCK  
TCKN  
DOUT0  
DI  
DO  
U
NRZI  
&
Scrambler  
Bang  
Bang  
Phase  
Detector  
VCO  
Power down modes for repeater  
applications.  
DeMUX  
Div.  
/4  
D
VCTL  
DOUT19  
68 pin Multi Layer Ceramic (MLC)  
leaded package with transmission  
lines.  
Frame  
Align.  
FP  
FFIN  
Charge  
Pump  
/20  
Clock  
Divide  
V
U
D
Lock  
Detect  
4:2  
MUX  
PFC  
OUTCHP  
U
D
R
SEL0  
SEL1  
REFCK  
Applications  
LOCK  
REFCKN  
Phase  
Ctrl  
CKOUT  
HDTV studio equipment.  
CPH0/1  
VCCA VCCD VCCO  

与GD14516A-68BA相关器件

型号 品牌 描述 获取价格 数据表
GD14526-40BA INTEL Consumer Circuit, CQFP40,

获取价格

GD14NC60K STMICROELECTRONICS N-channel 14A - 600V -DPAK - D2PAK Short circuit rated PowerMESH TM IGBT

获取价格

GD15 KYOCERA AVX Microwave SLCs ULTRA MAXI Series

获取价格

GD1500SGL330A4S STARPOWER A4.0.Single

获取价格

GD150CLL170C2S STARPOWER C2.0.Chopper

获取价格

GD150CLY120C1S STARPOWER C1.0-Buck Chopper

获取价格