5秒后页面跳转
EPM1270T100A PDF预览

EPM1270T100A

更新时间: 2022-12-18 00:40:44
品牌 Logo 应用领域
阿尔特拉 - ALTERA /
页数 文件大小 规格书
86页 1216K
描述
MAX II Device Family

EPM1270T100A 数据手册

 浏览型号EPM1270T100A的Datasheet PDF文件第1页浏览型号EPM1270T100A的Datasheet PDF文件第2页浏览型号EPM1270T100A的Datasheet PDF文件第4页浏览型号EPM1270T100A的Datasheet PDF文件第5页浏览型号EPM1270T100A的Datasheet PDF文件第6页浏览型号EPM1270T100A的Datasheet PDF文件第7页 
1. Introduction  
MII51001-1.8  
Introduction  
®
The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-µm, 6-layer-  
metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128 to 2,210  
equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices offer high  
I/O counts, fast performance, and reliable fitting versus other CPLD architectures.  
Featuring MultiVolt core, a user flash memory (UFM) block, and enhanced in-system  
programmability (ISP), MAX II devices are designed to reduce cost and power while  
providing programmable solutions for applications such as bus bridging, I/O  
expansion, power-on reset (POR) and sequencing control, and device configuration  
control.  
Features  
The MAX II CPLD has the following features:  
Low-cost, low-power CPLD  
Instant-on, non-volatile architecture  
Standby current as low as 29 µA  
Provides fast propagation delay and clock-to-output times  
Provides four global clocks with two clocks available per logic array block (LAB)  
UFM block up to 8 Kbits for non-volatile storage  
MultiVolt core enabling external supply voltages to the device of either 3.3 V/2.5 V  
or 1.8 V  
MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, and 1.5-V logic levels  
Bus-friendly architecture including programmable slew rate, drive strength, bus-  
hold, and programmable pull-up resistors  
Schmitt triggers enabling noise tolerant inputs (programmable per pin)  
I/Os are fully compliant with the Peripheral Component Interconnect Special  
Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V  
operation at 66 MHz  
Supports hot-socketing  
Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry  
compliant with IEEE Std. 1149.1-1990  
ISP circuitry compliant with IEEE Std. 1532  
© October 2008 Altera Corporation  
MAX II Device Handbook  

与EPM1270T100A相关器件

型号 品牌 描述 获取价格 数据表
EPM1270T100C ALTERA MAX II Device Family

获取价格

EPM1270T100C3N INTEL Flash PLD, PQFP100, 16 X 16 MM, 1MM PITCH, LEAD FREE, TQFP-100

获取价格

EPM1270T100C4ES INTEL Flash PLD, PQFP100, 16 X 16 MM, 1MM PITCH, TQFP-100

获取价格

EPM1270T100C5ES INTEL Flash PLD, PQFP100, 16 X 16 MM, 1MM PITCH, TQFP-100

获取价格

EPM1270T100I ALTERA MAX II Device Family

获取价格

EPM1270T100I3ES INTEL Flash PLD, PQFP100, 16 X 16 MM, 1MM PITCH, TQFP-100

获取价格