12.8MHz to 51.84MHz TCXO
DS4026
AC ELECTRICAL CHARACTERISTICS (continued)
(V
CC
= 3.±35V to 3.465V, T = -40°C to +85°C, unless otherwise noted.) (Note 2)
A
PARAMETER
SYMBOL
CONDITIONS
MIN
4.7
TYP
MAX
UNITS
Standard mode
Fast mode
Setup Time ꢀor STOP Condition
t
µs
SU:STO
0.6
Pin Capacitance SDA, SCL
(Note 5)
C
±0
pF
pF
ns
I/O
Capacitive Load ꢀor Each Bus
Line (Note ±0)
C
400
B
Pulse Width oꢀ Spikes That Must
Be Suppressed by the Input Filter
t
SP
Fast mode
30
Note 1: Typical values are at +25°C, nominal supply voltages, unless otherwise indicated.
Note 2: Voltages reꢀerenced to ground.
Note 3: Limits at -40°C are guaranteed by design and not production tested.
2
Note 4: Speciꢀied with I C bus inactive.
Note 5: Guaranteed by design and not production tested.
Note 6: Aꢀter this period, the ꢀirst clock pulse is generated.
Note 7: A device must internally provide a hold time oꢀ at least 300ns ꢀor the SDA signal (reꢀerred to the V
oꢀ the SCL signal)
IH(MIN)
to bridge the undeꢀined region oꢀ the ꢀalling edge oꢀ SCL.
Note 8: The maximum tHD:DAT need only be met iꢀ the device does not stretch the low period (t
) oꢀ the SCL signal.
LOW
Note 9: A ꢀast-mode device can be used in a standard-mode system, but the reꢁuirement that t
≥ 250ns must then be met.
SU:DAT
This is automatically the case iꢀ the device does not stretch the low period oꢀ the SCL signal. Iꢀ such a device does not
stretch the low period oꢀ the SCL signal, it must output the next data bit to the SDA line t
±250ns beꢀore the SCL line is released.
+ t
= ±000 + 250 =
R(MAX)
SU:DAT
Note 10: C —total capacitance oꢀ one bus line in pF.
B
2
Data Transfer on I C Serial Bus
SDA
SCL
t
BUF
t
SP
t
HD:STA
t
LOW
t
t
F
R
t
SU:STA
t
HD:STA
t
HIGH
t
SU:STO
t
REPEATED
START
SU:DAT
STOP
START
t
HD:DAT
_____________________________________________________________________
5