5秒后页面跳转
CY8CLED04G01 PDF预览

CY8CLED04G01

更新时间: 2024-01-13 06:48:20
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 驱动器
页数 文件大小 规格书
52页 1388K
描述
PowerPSoC Intelligent LED Driver

CY8CLED04G01 数据手册

 浏览型号CY8CLED04G01的Datasheet PDF文件第45页浏览型号CY8CLED04G01的Datasheet PDF文件第46页浏览型号CY8CLED04G01的Datasheet PDF文件第47页浏览型号CY8CLED04G01的Datasheet PDF文件第49页浏览型号CY8CLED04G01的Datasheet PDF文件第50页浏览型号CY8CLED04G01的Datasheet PDF文件第51页 
CY8CLED04D01, CY8CLED04D02  
CY8CLED04G01, CY8CLED03D01  
CY8CLED03D02, CY8CLED03G01  
CY8CLED02D01, CY8CLED01D01  
2
15.20 PSoC Core I C Specifications  
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V  
and T 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.  
J
Table 15-35. AC Characteristics of the I2C SDA and SCL Pins  
Standard Mode  
Fast Mode  
Symbol  
Description  
SCL Clock Frequency  
Units  
Notes  
Min  
0
Max  
100  
Min  
0
Max  
fSCLI2C  
400  
kHz  
tHDSTAI2C Hold Time (repeated) START Condition. After  
this period, the first clock pulse is generated.  
4.0  
0.6  
μs  
tLOWI2C  
tHIGHI2C  
LOW Period of the SCL Clock  
HIGH Period of the SCL Clock  
4.7  
4.0  
4.7  
0
1.3  
0.6  
μs  
μs  
μs  
μs  
ns  
μs  
μs  
tSUSTAI2C Setup Time for a Repeated START Condition  
tHDDATI2C Data Hold Time  
0.6  
0
tSUDATI2C Data Setup Time  
250  
4.0  
4.7  
100[10]  
tSUSTOI2C Setup Time for STOP Condition  
0.6  
tBUFI2C  
Bus Free Time Between a STOP and START  
Condition  
1.3  
tSPI2C  
Pulse Width of Spikes are Suppressed by the  
Input Filter.  
0
50  
ns  
Figure 15-8. Definition of Timing for Fast/Standard Mode on the I2C Bus  
Note  
10. A fast mode I2C bus device can be used in a standard mode I2C bus system, but the requirement t  
250 ns must then be met. This is automatically the case  
SUDATI2  
if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the  
SDA line trmax + t  
= 1000 + 250 = 1250 ns (according to the standard mode I2C bus specification) before the SCL line is released.  
SUDATI2  
Document Number: 001-46319 Rev. *G  
Page 48 of 52  
[+] Feedback  

与CY8CLED04G01相关器件

型号 品牌 获取价格 描述 数据表
CY8CLED04G01-56LTXI CYPRESS

获取价格

PowerPSoC Intelligent LED Driver
CY8CLED08 CYPRESS

获取价格

EZ-Color⑩ HB LED Controller
CY8CLED08_10 CYPRESS

获取价格

EZ-Color™ HB LED Controller
CY8CLED08_11 CYPRESS

获取价格

EZ-Color? HB LED Controller Binning compensation
CY8CLED08-28PVXI CYPRESS

获取价格

EZ-Color™ HB LED Controller
CY8CLED08-28PVXIT CYPRESS

获取价格

EZ-Color™ HB LED Controller
CY8CLED08-48LFXI CYPRESS

获取价格

EZ-Color⑩ HB LED Controller
CY8CLED08-48LFXIT CYPRESS

获取价格

EZ-Color⑩ HB LED Controller
CY8CLED08-48LTXI CYPRESS

获取价格

EZ-Color™ HB LED Controller
CY8CLED08-48LTXIT CYPRESS

获取价格

EZ-Color™ HB LED Controller