5秒后页面跳转
CY8C20667S-24LQXI PDF预览

CY8C20667S-24LQXI

更新时间: 2024-02-11 13:18:06
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 传感器接近传感器控制器
页数 文件大小 规格书
43页 689K
描述
1.8 V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders, Proximity Sensors

CY8C20667S-24LQXI 数据手册

 浏览型号CY8C20667S-24LQXI的Datasheet PDF文件第4页浏览型号CY8C20667S-24LQXI的Datasheet PDF文件第5页浏览型号CY8C20667S-24LQXI的Datasheet PDF文件第6页浏览型号CY8C20667S-24LQXI的Datasheet PDF文件第8页浏览型号CY8C20667S-24LQXI的Datasheet PDF文件第9页浏览型号CY8C20667S-24LQXI的Datasheet PDF文件第10页 
CY8C20xx7/S  
Pinouts  
The CY8C20x37/47/67/S PSoC device is available in a variety of packages, which are listed and illustrated in the following tables.  
Every port pin (labeled with a “P”) is capable of digital I/O and connection to the common analog bus. However, VSS, VDD, and XRES  
are not capable of digital I/O.  
16-pin SOIC (10 Sensing Inputs)  
Table 1. Pin Definitions – CY8C20237-24SXI, CY8C20247/S-24SXI [4]  
Type  
Figure 2. CY8C20237-24SXI, CY8C20247/S-24SXI  
Device  
Pin  
No.  
Name  
Description  
Digital Analog  
1
2
3
4
5
6
7
8
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I
I
I
I
I
I
I
I
P0[3] Integrating Input  
P0[1] Integrating Input  
P2[5] Crystal output (XOut)  
P2[3] Crystal input (XIn)  
P1[7] I2C SCL, SPI SS  
P1[5] I2C SDA, SPI MISO  
P1[3]  
AI, P0[3]  
P0[7], AI  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
AI, P0[1]  
AI, P2[5]  
VDD  
P0[4], AI  
AI, P2[3]  
AI, P1[7]  
XRES  
P1[4], EXTCLK  
SOIC  
AI, P1[5]  
AI, P1[3]  
P1[2], AI  
P1[0], ISSP DATA, I2C SDA, SPI CLK, AI  
AI, ISSP CLK, I2C SCL, SPI MOSI, P1[1]  
VSS  
P1[1] ISSP CLK[5], I2C SCL, SPI  
MOSI  
9
Power  
VSS Ground connection  
10  
I/O  
I
P1[0] ISSP DATA[5], I2C SDA, SPI  
CLK[6]  
11  
12  
I/O  
I/O  
I
I
P1[2] Driven Shield Output (optional)  
P1[4] Optional external clock  
(EXTCLK)  
13  
INPUT  
Power  
XRES Active high external reset with  
internal pull-down  
14  
15  
16  
I/O  
I/O  
I
I
P0[4]  
VDD Supply voltage  
P0[7]  
LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.  
Notes  
4. 13 GPIOs = 10 pins for capacitive sensing+2 pins for I2C + 1 pin for modulator capacitor.  
5. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives  
resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive  
resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use  
alternate pins if you encounter issues.  
6. Alternate SPI clock.  
Document Number: 001-69257 Rev. *I  
Page 7 of 43  

与CY8C20667S-24LQXI相关器件

型号 品牌 获取价格 描述 数据表
CY8C20667S-24LQXIT CYPRESS

获取价格

1.8 V CapSense® Controller with SmartSenseâ„
CY8C20667S-24LQXIT INFINEON

获取价格

CY8C20xx7/S
CY8C20746A-24FDXC CYPRESS

获取价格

1.8 V Programmable CapSense® Controller with
CY8C20746A-24FDXCT CYPRESS

获取价格

1.8 V Programmable CapSense® Controller with
CY8C20747-24FDXC CYPRESS

获取价格

1.8 V CapSense® Controller with SmartSenseâ„
CY8C20747-24FDXCT CYPRESS

获取价格

1.8 V CapSense® Controller with SmartSenseâ„
CY8C20766A-24FDXC CYPRESS

获取价格

1.8 V Programmable CapSense® Controller with
CY8C20766A-24FDXCT CYPRESS

获取价格

1.8 V Programmable CapSense® Controller with
CY8C20767-24FDXC CYPRESS

获取价格

1.8 V CapSense® Controller with SmartSenseâ„
CY8C20767-24FDXCT CYPRESS

获取价格

1.8 V CapSense® Controller with SmartSenseâ„