Datasheet > 微控制器和处理器 > 多功能外围设备> CY8C20666A-24LQXIT

CY8C20666A-24LQXIT

更新时间： 2024-01-22 09:10:18

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		控制器
页数	文件大小	规格书
51页	782K
描述
1.8 V Programmable CapSenseÂ® Controller with SmartSenseâ¢ Auto-tuning 1â33 Buttons, 0â6 Sliders

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY8C20666A-24LQXIT 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	QFN	包装说明：	QFN-48
针数：	48	Reach Compliance Code：	compliant
ECCN代码：	EAR99	HTS代码：	8542.31.00.01
风险等级：	5.76	Is Samacsys：	N
地址总线宽度：		位大小：	8
边界扫描：	NO	总线兼容性：	USB
CPU系列：	M8C	最大时钟频率：	25.2 MHz
外部数据总线宽度：		JESD-30 代码：	S-XQCC-N48
JESD-609代码：	e4	长度：	7 mm
湿度敏感等级：	3	I/O 线路数量：	36
端子数量：	48	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	UNSPECIFIED
封装代码：	HVQCCN	封装等效代码：	LCC48,.27SQ,20
封装形状：	SQUARE	封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度（摄氏度）：	260	电源：	1.8/5 V
认证状态：	Not Qualified	RAM（字节）：	2048
RAM（字数）：	2000	ROM（单词）：	32768
ROM可编程性：	FLASH	座面最大高度：	1 mm
速度：	25.2 MHz	子类别：	Microcontrollers
最大压摆率：	4 mA	最大供电电压：	5.5 V
最小供电电压：	1.71 V	标称供电电压：	3 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：	NO LEAD	端子节距：	0.5 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	20
宽度：	7 mm	Base Number Matches：	1

CY8C20666A-24LQXIT 数据手册

浏览型号CY8C20666A-24LQXIT的Datasheet PDF文件第5页

浏览型号CY8C20666A-24LQXIT的Datasheet PDF文件第6页

浏览型号CY8C20666A-24LQXIT的Datasheet PDF文件第7页

浏览型号CY8C20666A-24LQXIT的Datasheet PDF文件第9页

浏览型号CY8C20666A-24LQXIT的Datasheet PDF文件第10页

浏览型号CY8C20666A-24LQXIT的Datasheet PDF文件第11页

CY8C20XX6A/S

internal operation of the user module and provide performance

specifications. Each datasheet describes the use of each user

module parameter, and other information that you may need to

successfully implement your design.

Designing with PSoC Designer

The development process for the PSoC device differs from that

of a traditional fixed-function microprocessor. The configurable

analog and digital hardware blocks give the PSoC architecture a

unique flexibility that pays dividends in managing specification

change during development and lowering inventory costs. These

configurable resources, called PSoC blocks, have the ability to

implement a wide variety of user-selectable functions. The PSoC

development process is:

Organize and Connect

Build signal chains at the chip level by interconnecting user

modules to each other and the I/O pins. Perform the selection,

configuration, and routing so that you have complete control over

all on-chip resources.

1. Select user modules.

Generate, Verify, and Debug

2. Configure user modules.

3. Organize and connect.

4. Generate, verify, and debug.

When you are ready to test the hardware configuration or move

on to developing code for the project, perform the “Generate

Configuration Files” step. This causes PSoC Designer to

generate source code that automatically configures the device to

your specification and provides the software for the system. The

generated code provides APIs with high-level functions to control

and respond to hardware events at run time, and interrupt

service routines that you can adapt as needed.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware

peripheral components called “user modules”. User modules

make selecting and implementing peripheral devices, both

analog and digital, simple.

A complete code development environment lets you to develop

and customize your applications in C, assembly language, or

both.

Configure User Modules

Each user module that you select establishes the basic register

settings that implement the selected function. They also provide

parameters and properties that allow you to tailor their precise

configuration to your particular application. For example, a PWM

User Module configures one or more digital PSoC blocks, one

for each eight bits of resolution. Using these parameters, you can

establish the pulse width and duty cycle. Configure the

parameters and properties to correspond to your chosen

application. Enter values directly or by selecting values from

drop-down menus. All of the user modules are documented in

datasheets that may be viewed directly in PSoC Designer or on

the Cypress website. These user module datasheets explain the

The last step in the development process takes place inside

PSoC Designer’s Debugger (accessed by clicking the Connect

icon). PSoC Designer downloads the HEX image to the ICE

where it runs at full-speed. PSoC Designer debugging

capabilities rival those of systems costing many times more. In

addition to traditional single-step, run-to-breakpoint, and

watch-variable features, the debug interface provides a large

trace buffer. It lets you to define complex breakpoint events that

include monitoring address and data bus values, memory

locations, and external signals.

Document Number: 001-54459 Rev. *T

Page 8 of 51

1...5 6 789 10 11...51

中文翻译

下载PDF

CY8C20666A-24LQXIT 替代型号

型号	品牌	替代类型	描述	数据表
CY8C20666A-24LQXI	CYPRESS	类似代替	1.8 V Programmable CapSenseÂ® Controller with

与CY8C20666A-24LQXIT相关器件

型号	品牌	获取价格	描述	数据表
CY8C20666A-24LTXI	CYPRESS	获取价格	CapSense Applications
CY8C20666A-24LTXIT	CYPRESS	获取价格	CapSense Applications
CY8C20666AS-24LQXI	CYPRESS	获取价格	1.8 V Programmable CapSenseÂ® Controller with
CY8C20666AS-24LQXIT	CYPRESS	获取价格	1.8 V Programmable CapSenseÂ® Controller with
CY8C20666AS-24LTXI	CYPRESS	获取价格	1.8 V Programmable CapSenseÂ® Controller with
CY8C20666AS-24LTXIT	CYPRESS	获取价格	1.8 V Programmable CapSenseÂ® Controller with
CY8C20667-24LQXI	CYPRESS	获取价格	1.8 V CapSenseÂ® Controller with SmartSenseâ
CY8C20667-24LQXIT	CYPRESS	获取价格	1.8 V CapSenseÂ® Controller with SmartSenseâ
CY8C20667S-24LQXI	CYPRESS	获取价格	1.8 V CapSenseÂ® Controller with SmartSenseâ
CY8C20667S-24LQXI	INFINEON	获取价格	CY8C20xx7/S

产品中心

服务支持

精选活动

关于我们

帮助中心

CY8C20666A-24LQXIT

CY8C20666A-24LQXIT 技术参数

CY8C20666A-24LQXIT 数据手册

CY8C20666A-24LQXIT 替代型号

与CY8C20666A-24LQXIT相关器件

与CY8C20666A-24LQXIT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY8C20666A-24LQXIT

CY8C20666A-24LQXIT 技术参数

CY8C20666A-24LQXIT 数据手册

CY8C20666A-24LQXIT 替代型号

与CY8C20666A-24LQXIT相关器件

与CY8C20666A-24LQXIT相关文章

您还可以找

您在本页遇到什么问题？