Datasheet > 存储 > FIFO> CY7C4231-15JXC

CY7C4231-15JXC

更新时间： 2024-11-28 05:09:39

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		先进先出芯片
页数	文件大小	规格书
19页	547K
描述
64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C4231-15JXC 数据手册

CY7C4421/4201/4211/4221 CY7C4231/4241/425164/256/512/1K/2K/4K/8K

x 9 Synchronous FIFOs

CY7C4421/4201/4211/4221

CY7C4231/4241/4251

64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs

• Pb-Free Packages Available

Features

Functional Description

• High-speed, low-power, First-In, First-Out (FIFO)

memories

The CY7C42X1 are high-speed, low-power FIFO memories

with clocked Read and Write interfaces. All are 9 bits wide. The

CY7C42X1 are pin-compatible to IDT722X1. Programmable

features include Almost Full/Almost Empty flags. These FIFOs

provide solutions for a wide variety of data buffering needs,

including high-speed data acquisition, multiprocessor inter-

faces, and communications buffering.

— 64 × 9 (CY7C4421)

— 256 × 9 (CY7C4201)

— 512 × 9 (CY7C4211)

— 1K × 9 (CY7C4221)

— 2K × 9 (CY7C4231)

— 4K × 9 (CY7C4241)

— 8K × 9 (CY7C4251)

These FIFOs have 9-bit input and output ports that are

controlled by separate clock and enable signals. The input port

is controlled by a free-running clock (WCLK) and two

Write-enable pins (WEN1, WEN2/LD).

• High-speed 100-MHz operation (10 ns Read/Write cycle

time)

• Low power (I_CC= 35 mA)

When WEN1 is LOW and WEN2/LD is HIGH, data is written

into the FIFO on the rising edge of the WCLK signal. While

WEN1, WEN2/LD is held active, data is continually written into

the FIFO on each WCLK cycle. The output port is controlled in

a similar manner by a free-running Read clock (RCLK) and two

Read-enable pins (REN1, REN2). In addition, the CY7C42X1

has an output enable pin (OE). The Read (RCLK) and Write

(WCLK) clocks may be tied together for single-clock operation

or the two clocks may be run independently for asynchronous

Read/Write applications. Clock frequencies up to 100 MHz are

achievable.

• Fully asynchronous and simultaneous Read and Write

operation

• Empty, Full, and Programmable Almost Empty and

Almost Full status flags

• TTL-compatible

• Expandable in width

• Output Enable (OE) pin

• Independent Read and Write enable pins

• Center power and ground pins for reduced noise

• Width-expansion capability

Depth expansion is possible using one enable input for system

control, while the other enable is controlled by expansion logic

to direct the flow of data.

• Space saving 7 mm × 7 mm 32-pin TQFP

• Pin-compatible and functionally equivalent to

IDT72421, 72201, 72211, 72221, 72231, and 72241

0- 8

Pin Configurations

Logic Block Diagram

PLCC

Top View

INPUT

1 323130

PAF

PAE

GND

REN1

RCLK

REN2

WEN1

WCLKWEN1 WEN2/LD

27 WCLK

WEN2/LD

FLAG

PROGRAM

Write

CONTROL

14151617181920

PAE

PAF

FLAG

LOGIC

Dual Port

RAM Array

64 x 9

TQFP

Top View

Write

POINTER

Read

POINTER

32 31 30 29 28 27 26 25

8k x 9

WEN1

WCLK

WEN2/LD

PAF

PAE

RESET

LOGIC

GND

REN1

RCLK

REN2

THREE-STATE

OUTPUT REGISTER

Read

CONTROL

10 11 12 13 14 15 16

0- 8

RCLK REN1 REN2

Cypress Semiconductor Corporation

Document #: 38-06016 Rev. *C

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised August 2, 2005

12 3 4 5 6 7...19

中文翻译

下载PDF

与CY7C4231-15JXC相关器件

型号	品牌	获取价格	描述	数据表
CY7C4231-25AC	CYPRESS	获取价格	64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
CY7C4231-25JC	CYPRESS	获取价格	64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
CY7C4231-25JCR	CYPRESS	获取价格	FIFO, 2KX9, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C4231-25JCT	CYPRESS	获取价格	FIFO, 2KX9, 15ns, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C4231-25JI	CYPRESS	获取价格	FIFO, 2KX9, 15ns, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C4231-25JIR	CYPRESS	获取价格	FIFO, 2KX9, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C4231-35AC	CYPRESS	获取价格	FIFO, 2KX9, 20ns, Synchronous, CMOS, PQFP32, 7 X 7 MM, 1 MM HEIGHT, PLASTIC, TQFP-32
CY7C4231-35JCR	CYPRESS	获取价格	FIFO, 2KX9, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C4231-35JCT	CYPRESS	获取价格	FIFO, 2KX9, 20ns, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C4231-35JI	CYPRESS	获取价格	FIFO, 2KX9, 20ns, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32

与CY7C4231-15JXC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

47
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

37
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

65
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

61

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C4231-15JXC

CY7C4231-15JXC 数据手册

与CY7C4231-15JXC相关器件

与CY7C4231-15JXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C4231-15JXC

CY7C4231-15JXC 数据手册

与CY7C4231-15JXC相关器件

与CY7C4231-15JXC相关文章

您还可以找

您在本页遇到什么问题？