5秒后页面跳转
CY28301PVC PDF预览

CY28301PVC

更新时间: 2024-02-05 04:40:32
品牌 Logo 应用领域
SPECTRALINEAR 晶体外围集成电路光电二极管时钟
页数 文件大小 规格书
13页 168K
描述
Frequency Generator for Intel(r) Integrated Chipset

CY28301PVC 技术参数

生命周期:Transferred零件包装代码:SSOP
包装说明:SSOP,针数:56
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.34
Is Samacsys:NJESD-30 代码:R-PDSO-G56
长度:18.415 mm端子数量:56
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:133.3 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH主时钟/晶体标称频率:14.31818 MHz
认证状态:Not Qualified座面最大高度:2.794 mm
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL宽度:7.5 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFICBase Number Matches:1

CY28301PVC 数据手册

 浏览型号CY28301PVC的Datasheet PDF文件第2页浏览型号CY28301PVC的Datasheet PDF文件第3页浏览型号CY28301PVC的Datasheet PDF文件第4页浏览型号CY28301PVC的Datasheet PDF文件第5页浏览型号CY28301PVC的Datasheet PDF文件第6页浏览型号CY28301PVC的Datasheet PDF文件第7页 
CY28301  
Frequency Generator for Intel(r) Integrated Chipset  
Features  
Key Specifications  
• Single chip FTG solution for Intel® Solano/810E/810  
CPU, SDRAM Outputs Cycle-to-Cycle Jitter: .............250 ps  
• Support SMBus byte Read/Write and block Read/Write  
operations to simplify system BIOS development  
APIC, 48 MHz, 3V66, PCI Outputs  
Cycle-to-Cycle Jitter: ...................................................500 ps  
• Vendor ID and revision ID support  
CPU, 3V66 Output Skew:............................................175 ps  
SDRAM, APIC, 48-MHz Output Skew:........................250 ps  
PCI Output Skew:........................................................500 ps  
CPU to SDRAM Skew (@ 133 MHz) ......................... 0.5 ns  
CPU to SDRAM Skew (@ 100 MHz)..................4.5 to 5.5 ns  
CPU to 3V66 Skew (@ 66 MHz) ........................7.0 to 8.0 ns  
3V66 to PCI Skew (3V66 lead)...........................1.5 to 3.5 ns  
PCI to APIC Skew ...................................................... 0.5 ns  
• Maximized EMI suppression using Cypress’s Spread  
Spectrum technology  
• Low jitter and tightly controlled clock skew  
• Two copies of CPU clock  
• Thirteen copies of SDRAM clock  
• Eight copies of PCI clock  
• One copy of synchronous APIC clock  
• Three copies of 66 MHz outputs  
• Two copies of 48 MHz outputs  
• One copy of 14.31818 MHz reference clock  
Pin Configuration[1]  
Block Diagram  
VDD_REF  
REF/FS1  
VDD_REF  
X1  
X2  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
REF/FS1*  
VDD_APIC  
APIC  
VDD_CPU  
CPU0  
CPU1  
1
2
3
4
5
6
7
8
X1  
X2  
XTAL  
OSC  
PLL REF FREQ  
GND_REF  
GND_3V66  
3V66_0  
3V66_1  
3V66_2  
VDD_3V66  
VDD_PCI  
PCI0  
VDD_CPU  
CPU0:1  
Divider,  
Delay, and  
Phase  
GND_CPU  
2
SDATA  
SCLK  
SMBus  
Logic  
GND_SDRAM  
SDRAM0  
SDRAM1  
Control  
Logic  
9
VDD_APIC  
APIC  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
SDRAM2  
PCI1  
VDD_SDRAM  
SDRAM3  
SDRAM4  
(FS0:4)  
VDD_3V66  
PCI2/SEL24_48MHz#*  
GND_PCI  
PCI3  
3V66_0:2  
3
VDD_PCI  
PCI0  
SDRAM5  
PCI4  
PCI5  
VDD_PCI  
PCI6  
PCI7  
GND_PCI  
PD#*  
SCLK  
GND_SDRAM  
SDRAM6  
SDRAM7  
PLL 1  
PCI1  
PCI2/SEL24_48MHz#*  
SDRAM_F  
VDD_SDRAM  
GND_48MHz  
24_48MHz  
48MHz/FS0*  
VDD_48MHz  
VDD_SDRAM  
SDRAM8  
PCI3:7  
5
36  
35  
34  
33  
32  
31  
30  
29  
VDD_SDRAM  
SDRAM0:11,  
SDRAM_F  
13  
SDATA  
PD#  
25  
26  
27  
28  
VDD_SDRAM  
SDRAM11  
SDRAM10  
SDRAM9  
GND_SDRAM  
VDD_48MHz  
48MHz/FS0  
GND_SDRAM  
PLL2  
Note:  
1. Internal 100K pull-up resistors present on inputs marked with *. Design  
should not rely solely on internal pull-up resistor to set I/O pins HIGH.  
24_48MHz  
/2  
Rev 1.0, November 27, 2006  
2200 Laurelwood Road, Santa Clara, CA 95054  
Page 1 of 13  
Tel:(408) 855-0555 Fax:(408) 855-0550  
www.SpectraLinear.com  

与CY28301PVC相关器件

型号 品牌 获取价格 描述 数据表
CY28301PVCT SPECTRALINEAR

获取价格

Frequency Generator for Intel(r) Integrated Chipset
CY28301PVCT CYPRESS

获取价格

Frequency Generator for Intel Integrated Chipset
CY28312B-2 SPECTRALINEAR

获取价格

FTG for VIA⑩ K7 Series Chipset with Programma
CY28312B-2 CYPRESS

获取价格

FTG for VIA⑩ K7 Series Chipset with Programma
CY28312B-2T SPECTRALINEAR

获取价格

FTG for VIA⑩ K7 Series Chipset with Programma
CY28312B-2T CYPRESS

获取价格

FTG for VIA⑩ K7 Series Chipset with Programma
CY28316 CYPRESS

获取价格

FTG for VIA PL133T and PLE133T
CY28316 SPECTRALINEAR

获取价格

FTG for VIA PL133T and PLE133T
CY28316_02 CYPRESS

获取价格

FTG for VIA PL133T and PLE133T
CY28316PVC SPECTRALINEAR

获取价格

FTG for VIA PL133T and PLE133T