CD74HC73E

更新时间： 2024-01-31 06:57:54

品牌	Logo	应用领域
德州仪器 - TI		触发器锁存器逻辑集成电路光电二极管
页数	文件大小	规格书
8页	59K
描述
Dual J-K Flip-Flop with Reset Negative-Edge Trigger

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CD74HC73E 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
包装说明：	SOP, SOP14,.25	Reach Compliance Code：	unknown
风险等级：	5.92	JESD-30 代码：	R-PDSO-G14
JESD-609代码：	e0	负载电容（CL）：	50 pF
逻辑集成电路类型：	J-K FLIP-FLOP	最大频率@ Nom-Sup：	20000000 Hz
最大I（ol）：	0.004 A	功能数量：	2
端子数量：	14	最高工作温度：	125 °C
最低工作温度：	-55 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	SOP	封装等效代码：	SOP14,.25
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
电源：	2/6 V	子类别：	FF/Latches
表面贴装：	YES	技术：	CMOS
温度等级：	MILITARY	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	GULL WING	端子节距：	1.27 mm
端子位置：	DUAL	触发器类型：	NEGATIVE EDGE
Base Number Matches：	1

CD74HC73E 数据手册

CD74HC73,

CD74HCT73

Data sheet acquired from Harris Semiconductor

SCHS134

Dual J-K Flip-Flop with Reset

Negative-Edge Trigger

February 1998

Features

Description

• Hysteresis on Clock Inputs for Improved Noise

Immunity and Increased Input Rise and Fall Times

The Harris CD74HC73 and CD74HCT73 utilize silicon gate

CMOS technology to achieve operating speeds equivalent to

LSTTL parts. They exhibit the low power consumption of

standard CMOS integrated circuits, together with the ability

to drive 10 LSTTL loads.

[ /Title

(CD74

HC73,

CD74

HCT73

)

• Asynchronous Reset

• Complementary Outputs

• Buffered Inputs

These ﬂip-ﬂops have independent J, K, Reset and Clock

inputs and Q and Q outputs. They change state on the

negative-going transition of the clock pulse. Reset is

accomplished asynchronously by a low level input. This

device is functionally identical to the HC/HCT107 but differs

in terminal assignment and in some parametric limits.

• Typical f

MAX

= 60MHz at V = 5V, C = 15pF,

CC L

T = 25 C

/Sub-

ject

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

(Dual

J-K

Flip-

Flop

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads The 74HCT logic family is functionally as well as pin

compatible with the standard 74LS logic family.

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

Ordering Information

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

TEMP. RANGE

PKG.

NO.

PART NUMBER

CD74HC73E

CD74HCT73E

CD74HC73M

NOTES:

( C)

PACKAGE

14 Ld PDIP

14 Ld SOIC

-55 to 125

E14.3

• HC Types

- 2V to 6V Operation

E14.3

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

M14.15

at V

= 5V

• HCT Types

6. When ordering, use the entire part number. Add the suffix 96 to

obtain the variant in the tape and reel.

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

7. Wafer and die for this part number is available which meets all

electrical specifications. Please contact your local sales office or

Harris customer service for ordering information.

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

Pinout

CD74HC73, CD74HCT73

(PDIP, SOIC)

TOP VIEW

1CP

14 1J

13 1Q

12 1Q

11 GND

10 2K

2CP

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

File Number 1721.1

12 3 4 5 6 7 8

下载PDF

与CD74HC73E相关器件

型号	品牌	描述	获取价格	数据表
CD74HC73EE4	TI	Dual J-K Flip-Flop with Reset Negative-Edge Trigger	获取价格
CD74HC73EN	ETC	Logic IC	获取价格
CD74HC73EX	RENESAS	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14	获取价格
CD74HC73F	ETC	Logic IC	获取价格
CD74HC73H	RENESAS	IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIE	获取价格
CD74HC73M	TI	Dual J-K Flip-Flop with Reset Negative-Edge Trigger	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC73E

CD74HC73E 技术参数

CD74HC73E 数据手册

与CD74HC73E相关器件

与CD74HC73E相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC73E

CD74HC73E 技术参数

CD74HC73E 数据手册

与CD74HC73E相关器件

与CD74HC73E相关文章

您还可以找

您在本页遇到什么问题？