CAT9883C
PVD: Clock Generator Power Supply.
internal clock generator and is synchronous with the internal
pixel sampling clock. When the sampling time is changed by
adjusting the PHASE register, the output timing is shifted as
well. The Data, DATACK, and HSOUT outputs are all moved,
so the timing relationship among the signals is maintained.
The most sensitive portion of the CAT9883C is the clock
generation circuitry. These pins provide power to the clock
PLL and help the user design for optimal performance. The
designer should provide quiet, noise-free power to these pins.
GND: Ground.
POWER SUPPLY
The ground return for all circuitry on-chip. It is recommended
that the CAT9883C be assembled on a single solid ground
plane, with careful attention given to ground current paths.
VD: Main Power Supply.
These pins supply power to the main elements of the circuit.
They should be filtered and as quiet as possible.
SERIAL PORT (2-Wire)
SDA: Serial Port Data I/O.
SCL: Serial Port Data Clock.
VDD: Digital Output Power Supply.
A large number of output pins (up to 25) switching at high
speed (up to 110 MHz) generates a lot of power supply
transients (noise). These supply pins are identified separately
from the VD pins so special care can be taken to minimize
output noise transferred into the sensitive analog circuitry. If
the CAT9883C is interfacing with lower voltage logic, VDD may
be connected to a lower supply voltage (as low as 2.5 V) for
compatibility.
A0: Serial Port Address Input 1.
For a full description of the 2-wire serial register and how it
works, refer to the 2-Wire Serial Control Port section.
The CAT logo is a registered trademark of Chip Advanced Technology
2007 Chip Advanced Technology Inc. – All Right Reserved.
Aug-2007 Rev:1.0 7/23