Datasheet > CAT24C021PI-45

CAT24C021PI-45

更新时间： 2024-01-18 04:17:29

品牌	Logo	应用领域
CATALYST		光电二极管外围集成电路
页数	文件大小	规格书
12页	71K
描述
Microprocessor Circuit, CMOS, PDIP8, PLASTIC, DIP-8

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CAT24C021PI-45 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	DIP	包装说明：	DIP,
针数：	8	Reach Compliance Code：	unknown
HTS代码：	8542.31.00.01	风险等级：	5.92
JESD-30 代码：	R-PDIP-T8	JESD-609代码：	e0
长度：	9.27 mm	端子数量：	8
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	DIP
封装形状：	RECTANGULAR	封装形式：	IN-LINE
认证状态：	Not Qualified	座面最大高度：	4.57 mm
最大供电电压：	6 V	最小供电电压：	2.7 V
标称供电电压：	5 V	表面贴装：	NO
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	THROUGH-HOLE
端子节距：	2.54 mm	端子位置：	DUAL
宽度：	7.62 mm	uPs/uCs/外围集成电路类型：	MICROPROCESSOR CIRCUIT
Base Number Matches：	1

CAT24C021PI-45 数据手册

CAT24CXX1/XX2

STOP Condition

FUNCTIONAL DESCRIPTION

TheCAT24CXXXsupportstheI²CBusdatatransmission

protocol.ThisInter-IntegratedCircuitBusprotocoldefines

any device that sends data to the bus to be a transmitter

and any device receiving data to be a receiver. The

transfer is controlled by the Master device which

generates the serial clock and all START and STOP

conditions for bus access. Both the Master device and

Slavedevicecanoperateaseithertransmitterorreceiver,

but the Master device controls which mode is activated.

A LOW to HIGH transition of SDA when SCL is HIGH

determinestheSTOPcondition.Alloperationsmustend

with a STOP condition.

DEVICE ADDRESSING

The Master begins a transmission by sending a START

condition.TheMastersendstheaddressoftheparticular

slave device it is requesting. The four most significant

bits of the 8-bit slave address are fixed as 1010.

I²C Bus Protocol

Thenextthreebits(Figure6)definememoryaddressing.

For the CAT24C021/022, the three bits don’t care. For

theCAT24C041/042,thenexttwobitsaredon’tcareand

the third bit is the high order address bit. For the

CAT24C081/082, the next bit is don’t care and the

successive bits define the higher order address bits. For

the CAT24C161/162 the three bits define higher order

bits.

The features of the I²C bus protocol are defined as

follows:

(1) Data transfer may be initiated only when the bus is

not busy.

(2) During a data transfer, the data line must remain

stable whenever the clock line is high. Any changes in

thedatalinewhiletheclocklineishighwillbeinterpreted

as a START or STOP condition.

The last bit of the slave address specifies whether a

ReadorWriteoperationistobeperformed.Whenthisbit

is set to 1, a Read operation is selected, and when set

to 0, a Write operation is selected.

START Condition

The START Condition precedes all commands to the

device, and is defined as a HIGH to LOW transition of

SDA when SCL is HIGH. The CAT24CXX1 monitors the

SDA and SCL lines and will not respond until this

condition is met.

After the Master sends a START condition and the slave

address byte, the CAT24CXXX monitors the bus and

responds with an acknowledge (on the SDA line) when

its address matches the transmitted slave address. The

CAT24CXXX then performs a Read or Write operation

depending on the R/W bit.

Figure 5. Acknowledge Timing

SCL FROM

MASTER

DATA OUTPUT

FROM TRANSMITTER

DATA OUTPUT

FROM RECEIVER

START

ACKNOWLEDGE

Figure 6. Slave Address Bits

24C023

R/W

24C083

24C163

a8 R/W

24C043

a10 a9

a8 R/W

* 'X' Corresponds to Don't Care Bits (can be a zero or a one)

** a8, a9 and a10 correspond to the address of the memory array address word.

Doc No. 3000, Rev. A

1...4 5 678 9 10...12

下载PDF

与CAT24C021PI-45相关器件

型号	品牌	描述	获取价格	数据表
CAT24C021PI-45TE13	CATALYST	Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog	获取价格
CAT24C022	CATALYST	Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog	获取价格
CAT24C022J	CATALYST	Analog Circuit	获取价格
CAT24C022J-25TE13	CATALYST	Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog	获取价格
CAT24C022J-28TE13	CATALYST	Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog	获取价格
CAT24C022J-30	CATALYST	EEPROM, 256X8, Serial, CMOS, PDSO8	获取价格

与CAT24C021PI-45相关文章

MAX6675资料手册参数详解、引脚配置说明
2024-05-13

10
LM258引脚图及功能介绍、主要参数分析
2024-05-13

5
CD4052资料手册参数详解、引脚配置说明
2024-05-13

7
一文带你了解TPS5430资料手册分析：参数介绍、引脚配置说明
2024-05-13

6

产品中心

服务支持

精选活动

关于我们

帮助中心

CAT24C021PI-45

CAT24C021PI-45 技术参数

CAT24C021PI-45 数据手册

与CAT24C021PI-45相关器件

与CAT24C021PI-45相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CAT24C021PI-45

CAT24C021PI-45 技术参数

CAT24C021PI-45 数据手册

与CAT24C021PI-45相关器件

与CAT24C021PI-45相关文章

您还可以找

您在本页遇到什么问题？