CAT1163
CAPACITANCE
T = 25˚C, f = 1.0 MHz, V
A
= 5V
CC
Symbol Test
Max
8
Units
pF
Conditions
VI/O = 0V
VIN = 0V
(1)
CI/O
Input/Output Capacitance (SDA)
Input Capacitance (SCL)
(1)
CIN
6
pF
AC CHARACTERISTICS
VCC=2.7V to 6.0V unless otherwise specified.
Output Load is 1 TTL Gate and 100pF.
V
CC = 2.7V - 6V
VCC = 4.5V - 5.5V
SYMBOL PARAMETER
Min
Max
100
200
Min
Max
400
200
Units
kHz
ns
FSCL
TI(1)
Clock Frequency
Noise Suppresion Time
Constant at SCL, SDA Inputs
SLC Low to SDA Data Out
and ACK Out
tAA
3.5
1
µs
µs
(1)
tBUF
Time the Bus Must be Free Before
a New Transmission Can Start
4.7
1.2
tHD:STA
tLOW
Start Condition Hold Time
Clock Low Period
4
0.6
1.2
0.6
0.6
µs
µs
µs
µs
4.7
4
tHIGH
Clock High Period
tSU:STA
Start Condition Setup Time
(for a Repeated Start Condition)
4.7
tHD:DAT
tSU:DAT
Data in Hold Time
0
0
ns
ns
µs
ns
µs
ns
Data in Setup Time
50
50
(1)
tR
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
1
0.3
(1)
tF
300
300
tSU:STO
tDH
4
0.6
100
100
(1)(2)
POWER-UP TIMING
Symbol Parameter
Max
Units
ms
tPUR
tPUW
Power-up to Read Operation
Power-up to Write Operation
1
1
ms
WRITE CYCLE LIMITS
Symbol Parameter
Min
Typ
Max
Units
ms
tWR
Write Cycle Time
10
The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the
write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.
NOTE:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2)
t
and t
are the delays required from the time V is stable until the specific operation can be initiated.
PUR
PUW
CC
Doc No. 3003, Rev. C
3