5秒后页面跳转
CAT1163JI-25 PDF预览

CAT1163JI-25

更新时间: 2023-01-03 08:22:37
品牌 Logo 应用领域
CATALYST 光电二极管
页数 文件大小 规格书
12页 69K
描述
SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8, SOIC-8

CAT1163JI-25 数据手册

 浏览型号CAT1163JI-25的Datasheet PDF文件第1页浏览型号CAT1163JI-25的Datasheet PDF文件第2页浏览型号CAT1163JI-25的Datasheet PDF文件第4页浏览型号CAT1163JI-25的Datasheet PDF文件第5页浏览型号CAT1163JI-25的Datasheet PDF文件第6页浏览型号CAT1163JI-25的Datasheet PDF文件第7页 
CAT1163  
CAPACITANCE  
T = 25˚C, f = 1.0 MHz, V  
A
= 5V  
CC  
Symbol Test  
Max  
8
Units  
pF  
Conditions  
VI/O = 0V  
VIN = 0V  
(1)  
CI/O  
Input/Output Capacitance (SDA)  
Input Capacitance (SCL)  
(1)  
CIN  
6
pF  
AC CHARACTERISTICS  
VCC=2.7V to 6.0V unless otherwise specified.  
Output Load is 1 TTL Gate and 100pF.  
V
CC = 2.7V - 6V  
VCC = 4.5V - 5.5V  
SYMBOL PARAMETER  
Min  
Max  
100  
200  
Min  
Max  
400  
200  
Units  
kHz  
ns  
FSCL  
TI(1)  
Clock Frequency  
Noise Suppresion Time  
Constant at SCL, SDA Inputs  
SLC Low to SDA Data Out  
and ACK Out  
tAA  
3.5  
1
µs  
µs  
(1)  
tBUF  
Time the Bus Must be Free Before  
a New Transmission Can Start  
4.7  
1.2  
tHD:STA  
tLOW  
Start Condition Hold Time  
Clock Low Period  
4
0.6  
1.2  
0.6  
0.6  
µs  
µs  
µs  
µs  
4.7  
4
tHIGH  
Clock High Period  
tSU:STA  
Start Condition Setup Time  
(for a Repeated Start Condition)  
4.7  
tHD:DAT  
tSU:DAT  
Data in Hold Time  
0
0
ns  
ns  
µs  
ns  
µs  
ns  
Data in Setup Time  
50  
50  
(1)  
tR  
SDA and SCL Rise Time  
SDA and SCL Fall Time  
Stop Condition Setup Time  
Data Out Hold Time  
1
0.3  
(1)  
tF  
300  
300  
tSU:STO  
tDH  
4
0.6  
100  
100  
(1)(2)  
POWER-UP TIMING  
Symbol Parameter  
Max  
Units  
ms  
tPUR  
tPUW  
Power-up to Read Operation  
Power-up to Write Operation  
1
1
ms  
WRITE CYCLE LIMITS  
Symbol Parameter  
Min  
Typ  
Max  
Units  
ms  
tWR  
Write Cycle Time  
10  
The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the  
write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.  
NOTE:  
(1) This parameter is tested initially and after a design or process change that affects the parameter.  
(2)  
t
and t  
are the delays required from the time V is stable until the specific operation can be initiated.  
PUR  
PUW  
CC  
Doc No. 3003, Rev. C  
3

与CAT1163JI-25相关器件

型号 品牌 描述 获取价格 数据表
CAT1163JI-25TE13 CATALYST Supervisory Circuit with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog T

获取价格

CAT1163JI-25TE13 ONSEMI SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8, SOIC-8

获取价格

CAT1163JI-28 CATALYST SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8, SOIC-8

获取价格

CAT1163JI-28TE13 CATALYST Supervisory Circuit with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog T

获取价格

CAT1163JI-28TE13 ONSEMI SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8, SOIC-8

获取价格

CAT1163JI-30TE13 CATALYST Supervisory Circuit with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog T

获取价格