5秒后页面跳转
C9812DYB PDF预览

C9812DYB

更新时间: 2024-01-17 14:45:14
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟发生器
页数 文件大小 规格书
18页 270K
描述
Low EMI Clock Generator for Intel 810E Chipset Systems

C9812DYB 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SSOP包装说明:SSOP-56
针数:56Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.88JESD-30 代码:R-PDSO-G56
JESD-609代码:e0长度:18.415 mm
湿度敏感等级:1端子数量:56
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:133.3 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP56,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):220电源:2.5,3.3 V
主时钟/晶体标称频率:14.318 MHz认证状态:Not Qualified
座面最大高度:2.794 mm子类别:Clock Generators
最大压摆率:280 mA最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:TIN LEAD
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.5 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

C9812DYB 数据手册

 浏览型号C9812DYB的Datasheet PDF文件第4页浏览型号C9812DYB的Datasheet PDF文件第5页浏览型号C9812DYB的Datasheet PDF文件第6页浏览型号C9812DYB的Datasheet PDF文件第8页浏览型号C9812DYB的Datasheet PDF文件第9页浏览型号C9812DYB的Datasheet PDF文件第10页 
APPROVED PRODUCT  
C9812  
Low EMI Clock Generator for Intel 810E Chipset Systems  
Serial Control Registers  
NOTE: The Pin# column lists the affected pin number where applicable. The @Pup column gives the state at true  
power up. Bytes are set to the values shown only on true power up.  
Following the acknowledge of the Address Byte, two additional bytes must be sent:  
1) “Command Code “ byte, and  
2) “Byte Count” byte.  
Although the data (bits) in these two bytes are considered “don’t care”; they must be sent and will be acknowledged.  
After the Command Code and the Count bytes have been acknowledged, the below described sequence (Byte 0, Byte 1,  
and Byte2) will be valid and acknowledged.  
Byte 0: CPU Clock Register (1=Enable, 0=Disable, Default=07)  
Byte 1: SDRAM Clock Register (1=Enable, 0=Disable, Default=FF)  
Bit  
7
6
5
4
3
2
1
0
@Pup  
Pin#  
-
-
-
-
Description  
Reserved  
Reserved  
Reserved  
Reserved  
Spread spectrum mode  
DOT  
Bit  
7
6
5
4
3
2
1
0
@Pup  
Pin#  
36  
37  
39  
40  
42  
43  
45  
46  
Description  
SDRAM7  
SDRAM6  
SDRAM5  
SDRAM4  
SDRAM3  
SDRAM2  
SDRAM1  
SDRAM0  
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
-
26  
25  
49  
USB  
CPU2_ITP  
Byte 2: PCI Clock Register (1=Enable, 0=Disable, Default=FE)  
Byte 3: Reserved Register (Default=00)  
Byte 4: Reserved Register (Default=00)  
Byte 5: SSCG Control Register (Default=00)  
Bit  
7
@Pup  
Pin#  
20  
19  
18  
16  
15  
13  
12  
-
Description  
PCI7  
1
1
1
1
1
1
1
0
6
PCI6  
5
PCI5  
4
PCI4  
Bit  
7
@Pup  
Pin#  
Description  
Spread Mode (0=down, 1=center)  
Ref. Table 4  
Ref. Table 4  
Reserved  
3
PCI3  
0
0
0
0
0
0
0
0
-
-
-
-
-
-
-
-
2
PCI2  
6
5
4
1
PCI1  
0
Reserved  
3
Reserved  
2
Reserved  
1
Reserved  
0
Reserved  
Cypress Semiconductor Corporation  
525 Los Coches St.  
Document#: 38-07053 Rev. **  
05/03/01  
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571  
http://www.cypress.com  
Page 7 of 18  

与C9812DYB相关器件

型号 品牌 描述 获取价格 数据表
C9815BY CYPRESS Processor Specific Clock Generator, CMOS, PDSO56, SSOP-56

获取价格

C9815CY CYPRESS Processor Specific Clock Generator, CMOS, PDSO56, SSOP-56

获取价格

C9815DY ETC CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC

获取价格

C9816ATB CYPRESS Processor Specific Clock Generator, CMOS, PDSO56, TSSOP-56

获取价格

C9816AYB CYPRESS Processor Specific Clock Generator, CMOS, PDSO56, SSOP-56

获取价格

C9817ATB CYPRESS Processor Specific Clock Generator, CMOS, PDSO56, TSSOP-56

获取价格