5秒后页面跳转
AX88780_07 PDF预览

AX88780_07

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
亚信 - ASIX 控制器PC以太网局域网(LAN)标准
页数 文件大小 规格书
55页 454K
描述
High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller

AX88780_07 数据手册

 浏览型号AX88780_07的Datasheet PDF文件第4页浏览型号AX88780_07的Datasheet PDF文件第5页浏览型号AX88780_07的Datasheet PDF文件第6页浏览型号AX88780_07的Datasheet PDF文件第8页浏览型号AX88780_07的Datasheet PDF文件第9页浏览型号AX88780_07的Datasheet PDF文件第10页 
AX88780  
1.0 Introduction  
1.1 General Description  
AX88780 supports full-duplex or half-duplex operation at 10/100 Mbps speed with auto-negotiation or manual setting.  
The AX88780 has two built-in synchronous SRAMs for buffering packet. The one is 32K bytes for receiving packets  
from Ethernet; the other is 8K-bytes for transmitting packets from host system to Ethernet. The AX88780 also has 256  
bytes built-in configuration registers. For software programming, the total address space used in AX88780 is 64K bytes in  
32-bit mode and at least (8K + 8) bytes in 16-bit mode.  
Because AX88780 is a SRAM-like device, AX88780 could be treated as a SRAM device and be attached to SRAM  
controller of system. Therefore, system can execute DMA cycles to gain the highest performance. AX88780 needs 2 clock  
sources, one is HCLK and another one is XTLP. The HCLK clock can be from the host system clock or from a stand-along  
OSC, and the XTLP/XTLN clock is 25Mhz for internal PHY.  
1.2 AX88780 Block Diagram  
Figure 1: AX88780 block diagram  
7
ASIX ELECTRONICS CORPORATION  
 

与AX88780_07相关器件

型号 品牌 描述 获取价格 数据表
AX88782 ASIX ASIX Multi-Port Ethernet Controller

获取价格

AX88782LF ASIX Micro Peripheral IC

获取价格

AX88783 ASIX ASIX Multi-Port Ethernet Controller

获取价格

AX88783LF ASIX Micro Peripheral IC

获取价格

AX88790L ASIX 10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller

获取价格

AX88796 ASIX 3-in-1 Local Bus Fast Ethernet Controller

获取价格