5秒后页面跳转
ATF22V10C-15JU PDF预览

ATF22V10C-15JU

更新时间: 2024-02-19 22:24:06
品牌 Logo 应用领域
爱特美尔 - ATMEL /
页数 文件大小 规格书
22页 391K
描述
Highperformance EE PLD

ATF22V10C-15JU 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP24,.25
针数:24Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.67
Is Samacsys:N架构:PAL-TYPE
最大时钟频率:55.5 MHzJESD-30 代码:R-PDSO-G24
JESD-609代码:e0长度:7.8 mm
湿度敏感等级:2专用输入次数:10
I/O 线路数量:10输入次数:22
输出次数:10产品条款数:132
端子数量:24最高工作温度:85 °C
最低工作温度:-40 °C组织:10 DEDICATED INPUTS, 10 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP24,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):240电源:5 V
可编程逻辑类型:FLASH PLD传播延迟:15 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Programmable Logic Devices最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

ATF22V10C-15JU 数据手册

 浏览型号ATF22V10C-15JU的Datasheet PDF文件第6页浏览型号ATF22V10C-15JU的Datasheet PDF文件第7页浏览型号ATF22V10C-15JU的Datasheet PDF文件第8页浏览型号ATF22V10C-15JU的Datasheet PDF文件第10页浏览型号ATF22V10C-15JU的Datasheet PDF文件第11页浏览型号ATF22V10C-15JU的Datasheet PDF文件第12页 
ATF22V10C(Q)  
Figure 8-2. I/O Diagram  
9. Power-down Mode  
The ATF22V10C includes an optional pin-controlled power-down feature. When this mode is  
enabled, the PD pin acts as the power-down pin (Pin 4 on the DIP/SOIC packages and Pin 5 on  
the PLCC package). When the PD pin is high, the device supply current is reduced to less than  
100 mA. During power-down, all output data and internal logic states are latched and held.  
Therefore, all registered and combinatorial output data remain valid. Any outputs that were in an  
undetermined state at the onset of power-down will remain at the same state. During power-  
down, all input signals except the power-down pin are blocked. Input and I/O hold latches  
remain active to ensure that pins do not float to indeterminate levels, further reducing system  
power. The power-down pin feature is enabled in the logic design file. Designs using the power-  
down pin may not use the PD pin logic array input. However, all other PD pin macrocell  
resources may still be used, including the buried feedback and foldback product term array  
inputs.  
PD pin configuration is controlled by the design file, and appears as a separate fuse bit in the  
JEDEC file. When the power-down feature is not specified in the design file, the IN/PD pin will be  
configured as a regular logic input.  
Note:  
Some programmers list the 22V10 JEDEC compatible 22V10C (no PD used) separately from the  
non-22V10 JEDEC compatible 22V10CEX (with PD used).  
9
0735S–PLD–8/08  

ATF22V10C-15JU 替代型号

型号 品牌 替代类型 描述 数据表
ATF22V10CQ-15JC ATMEL

类似代替

Highperformance EE PLD
ATF22V10C-15JC ATMEL

功能相似

Highperformance EE PLD

与ATF22V10C-15JU相关器件

型号 品牌 获取价格 描述 数据表
ATF22V10C-15JU-T MICROCHIP

获取价格

Flash PLD, 15ns, CMOS, PQCC28
ATF22V10C-15NM/883 ATMEL

获取价格

High-performance Electrically Erasable Programmable Logic Device
ATF22V10C-15PC ATMEL

获取价格

Highperformance EE PLD
ATF22V10C-15PI ATMEL

获取价格

Highperformance EE PLD
ATF22V10C-15PJ ATMEL

获取价格

Flash PLD, 15ns, CMOS, PDIP24, 0.300 INCH, PLASTIC, MS-001AF, DIP-24
ATF22V10C-15PL ATMEL

获取价格

Flash PLD, 15ns, CMOS, PDIP24, 0.300 INCH, PLASTIC, MS-001AF, DIP-24
ATF22V10C-15PU ATMEL

获取价格

Highperformance EE PLD
ATF22V10C-15SC ATMEL

获取价格

Highperformance EE PLD
ATF22V10C-15SI ATMEL

获取价格

Highperformance EE PLD
ATF22V10C-15SJ ATMEL

获取价格

Flash PLD, 15ns, CMOS, PDSO24, 0.300 INCH, PLASTIC, SOIC-24