5秒后页面跳转
ATF22V10B-25GI PDF预览

ATF22V10B-25GI

更新时间: 2024-01-26 19:12:25
品牌 Logo 应用领域
爱特美尔 - ATMEL /
页数 文件大小 规格书
14页 886K
描述
Flash PLD, 25ns, PAL-Type, CMOS, CDIP24, 0.300 INCH, CERDIP-24

ATF22V10B-25GI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP24,.25
针数:24Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.88
架构:PAL-TYPE最大时钟频率:33.3 MHz
JESD-30 代码:R-PDSO-G24JESD-609代码:e0
长度:7.8 mm湿度敏感等级:2
专用输入次数:11I/O 线路数量:10
输入次数:22输出次数:10
产品条款数:132端子数量:24
最高工作温度:85 °C最低工作温度:-40 °C
组织:11 DEDICATED INPUTS, 10 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP24,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):240
电源:5 V可编程逻辑类型:FLASH PLD
传播延迟:25 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Programmable Logic Devices
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm

ATF22V10B-25GI 数据手册

 浏览型号ATF22V10B-25GI的Datasheet PDF文件第2页浏览型号ATF22V10B-25GI的Datasheet PDF文件第3页浏览型号ATF22V10B-25GI的Datasheet PDF文件第4页浏览型号ATF22V10B-25GI的Datasheet PDF文件第6页浏览型号ATF22V10B-25GI的Datasheet PDF文件第7页浏览型号ATF22V10B-25GI的Datasheet PDF文件第8页 
ATF22V10B  
Input Test Waveforms and  
Measurement Levels  
Outout Test Loads  
Commercial  
Military  
tR, tF < 3 ns  
* All except -7 which is R2 = 300Ω  
Pin Capacitance  
f = 1 MHz, T = 25°C(1)  
Typ  
5
Max  
8
Units  
pF  
Conditions  
CIN  
VIN = 0V  
COUT  
6
8
pF  
VOUT = 0V  
Note:  
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.  
Power Up Reset  
The registers in the ATF22V10Bs are designed to reset  
during power up. At a point delayed slightly from VCC  
crossing VRST, all registers will be reset to the low state.  
The output state will depend on the polarity of the output  
buffer.  
This feature is critical for state machine initialization. How-  
ever, due to the asynchronous nature of reset and the  
uncertainty of how VCC actually rises in the system, the fol-  
lowing conditions are required:  
1. The VCC rise must be monotonic,  
2. After reset occurs, all input and feedback setup times  
must be met before driving the clock pin high, and  
Parameter  
Description  
Typ  
Max  
Units  
Power-Up  
Reset Time  
tPR  
600  
1,000  
ns  
3. The clock must remain stable during tPR  
.
Power-Up  
Reset  
Preload of Registered Outputs  
VRST  
3.8  
4.5  
V
The ATF22V10B’s registers are provided with circuitry to  
allow loading of each register with either a high or a low.  
This feature will simplify testing since any state can be  
forced into the registers to control test sequencing. A  
JEDEC file with preload is generated when a source file  
with vectors is compiled. Once downloaded, the JEDEC file  
preload sequence will be done automatically by most of the  
approved programmers after the programming.  
Voltage  
Security Fuse Usage  
A single fuse is provided to prevent unauthorized copying  
of the ATF22V10B fuse patterns. Once programmed, fuse  
verify and preload are inhibited. However, the 64-bit User  
Signature remains accessible.  
The security fuse should be programmed last, as its effect  
is immediate.  
5

与ATF22V10B-25GI相关器件

型号 品牌 描述 获取价格 数据表
ATF22V10B-25GM ATMEL Flash PLD, 25ns, CMOS, CDIP24, 0.300 INCH, CERDIP-24

获取价格

ATF22V10B-25JC ATMEL High- Performance EE PLD

获取价格

ATF22V10B-25JI ATMEL High- Performance EE PLD

获取价格

ATF22V10B-25NC ATMEL Flash PLD, 25ns, CMOS, CQCC28, CERAMIC, LCC-28

获取价格

ATF22V10B-25NI ATMEL Flash PLD, 25ns, CMOS, CQCC28, CERAMIC, LCC-28

获取价格

ATF22V10B-25NM ATMEL Flash PLD, 25ns, CMOS, CQCC28, CERAMIC, LCC-28

获取价格