ATA6832
Table 3-2.
Output Data Protocol
Output (Status)
Bit
Register
Function
Temperature prewarning: high = warning
0
TP
Normal operation: high = output is on, low = output is off
Open-load detection: high = open load, low = no open load
(correct load condition is detected if the corresponding output is
switched off); not affected by SRR
1
2
Status LS1
Status HS1
Normal operation: high = output is on, low = output is off
Open-load detection: high = open load, low = no open load
(correct load condition is detected if the corresponding output is
switched off); not affected by SRR
3
4
Status LS2
Status HS2
Status LS3
Status HS3
n. u.
Description see LS1
Description see HS1
Description see LS1
Description see HS1
Not used
5
6
7
8
n. u.
Not used
9
n. u.
Not used
10
11
12
n. u.
Not used
n. u.
Not used
n. u.
Not used
Over-load detected: set high, when at least one output is switched off
by a short-circuit condition or an overtemperature event. Bits 1 to 6 can
be used to detect the affected switch
13
OVL
Inhibit: this bit is controlled by software (bit SI in input register)
High = standby, low = normal operation
14
15
INH
PSF
Power-supply fail: undervoltage at pin VS detected
After power-on reset, the input register has the following status:
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9
Bit 8
PH1
Bit 7
PL1
Bit 6
HS3
Bit 5
LS3
Bit 4
HS2
Bit 3 Bit 2 Bit 1 Bit 0
SI
OCS
OLD
PH3
PL3
PH2
PL2
LS2
HS1
LS1
SRR
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
The following patterns are used to enable internal test modes of the IC. Do not use these pat-
terns during normal operation.
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9
(OCS)
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3 Bit 2 Bit 1
Bit 0
(HS3) (LS3) (HS2) (LS2) (HS1) (LS1) (SRR)
H
H
H
H
H
H
H
H
H
H
L
L
H
L
L
L
H
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
5
4951F–AUTO–07/10