Datasheet > AN6052

AN6052

更新时间： 2023-12-20 18:46:21

品牌	Logo	应用领域
莱迪思 - LATTICE		/
页数	文件大小	规格书
13页	777K
描述
Using the ABEL Tools of PAC-Designer with Power Manager Devices

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AN6052 数据手册

Using the ABEL Tools of PAC-Designer

with Power Manager Devices

May 2003

Application Note AN6052

Introduction

Lattice Semiconductor’s PAC-Designer^®software provides the LogiBuilder™ interface for the development of

sequential and logic designs for Power Manager devices. While the LogiBuilder interface is very capable of

addressing a wide variety of monitoring and sequencing applications, occasionally a design will require extended

functionality. For example implementing a “watch dog” timer or combining multiple functions within a state of the

state-machine to increase the efﬁciency of the embedded CPLD can be realized by using the ABEL tools.

PAC-Designer generates ABEL code from the LogiBuilder design because ABEL is a mature language that sup-

ports optimal ﬁtting of logic into CPLDs that contain only a few macrocells. VHDL on the other hand is a language

that is more suited to system designs utilizing hundreds or thousands of macrocells. Fortunately, PAC-Designer

has the built-in capability to support user-modiﬁed ABEL compilation and simulation. In this application note, we

will cover the ABEL-ﬂow process, a review of the timers, and demonstrate some features of the Power Manager

devices with examples. Additional information on the ABEL language is available in other manuals (see the refer-

ence list).

Figure 1. ABEL Process Flow Chart

Standard LogiBuilder Flow

Custom ABEL Flow

Edit Analog

Pin Names, Trip Points,

Clock & Timer, and Output Settings

Step 1

Step 4

Step 5

Edit ABEL code

Compile ABEL Design

Enter LogiBuilder Sequence

Step 2

Step 3

Compile LogiBuilder Design which

Generates ABEL Code

Compile

Success

YES

Simulate ABEL Design

Modify

ABEL

Step 6

Simulation

Success

Standard Simulate, Download,

Debug, and Export

Steps

YES

Step 7

Download Design to Device

Test

Success

YES

Step 8

Export JEDEC File

www.latticesemi.com

an6052_02

12 3 4 5 6 7...13

下载PDF

与AN6052相关器件

型号	品牌	描述	获取价格	数据表
AN6054	LATTICE	Using PAC-Designer's Power Manager Waveform Editor	获取价格
AN6056	LATTICE	Controlling and Monitoring Power-One Bricks and SIPs with Lattice Power Manager Devices	获取价格
AN606	VISHAY	Current-Sensing Power MOSFETs	获取价格
AN6062	LATTICE	Using ispVM System to Program ispPAC Devices	获取价格
AN6065	LATTICE	ispPAC-POWR1220AT8 Evaluation Board	获取价格
AN6067	LATTICE	ispPAC-POWR1220AT8 I2C Hardware Verification Utility	获取价格