5秒后页面跳转
AMS73CAG02808RAUJI9I PDF预览

AMS73CAG02808RAUJI9I

更新时间: 2024-01-24 02:31:21
品牌 Logo 应用领域
奥地利微 - AMS 动态存储器双倍数据速率
页数 文件大小 规格书
31页 683K
描述
HIGH PERFORMANCE 1Gbit DDR3 SDRAM

AMS73CAG02808RAUJI9I 数据手册

 浏览型号AMS73CAG02808RAUJI9I的Datasheet PDF文件第2页浏览型号AMS73CAG02808RAUJI9I的Datasheet PDF文件第3页浏览型号AMS73CAG02808RAUJI9I的Datasheet PDF文件第4页浏览型号AMS73CAG02808RAUJI9I的Datasheet PDF文件第5页浏览型号AMS73CAG02808RAUJI9I的Datasheet PDF文件第6页浏览型号AMS73CAG02808RAUJI9I的Datasheet PDF文件第7页 
AMS73CAG01808RA  
AMS73CAG01808RA  
HIGH PERFORMANCE 1Gbit DDR3 SDRAM  
8 BANKS X 16Mbit X 8  
- H7  
- I9  
DDR3-1333  
2.5 ns  
DDR3-1066  
2.5 ns  
1.875 ns  
1.875 ns  
-
Clock Cycle Time ( tCK6, CWL=5  
Clock Cycle Time ( tCK7, CWL=6  
Clock Cycle Time ( tCK8, CWL=6  
Clock Cycle Time ( tCK9, CWL=7  
)
)
)
)
1.875 ns  
1.875 ns  
1.5 ns  
Clock Cycle Time ( tCK10, CWL=7  
System Frequency (fCK max  
)
-
1.5 ns  
)
533 MHz  
667 MHz  
Specifications  
Features  
-
-
-
Double-data-rate architecture; two data transfers per  
clock cycle  
-
-
-
Density : 1G bits  
Organization : 16M words x 8 bits x 8 banks  
Package :  
The high-speed data transfer is realized by the 8 bits  
prefetch pipelined architecture  
- 78-ball FBGA  
- Lead-free (RoHS compliant) and Halogen-free  
Power supply : VDD, VDDQ = 1.5V ± 0.075V  
Data rate : 1333Mbps/1066Mbps (max.)  
1KB page size  
Bi-directional differential data strobe (DQS and DQS)  
is transmitted/received with data for capturing data at  
the receiver  
-
-
-
-
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
- Row address: A0 to A13  
- Column address: A0 to A9  
Eight internal banks for concurrent operation  
Interface : SSTL_15  
Burst lengths (BL) : 8 and 4 with Burst Chop (BC)  
Burst type (BT) :  
-
-
-
Differential clock inputs (CK and CK)  
-
-
-
-
DLL aligns DQ and DQS transitions with CK transitions  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
-
-
Data mask (DM) for write data  
- Sequential (8, 4 with BC)  
- Interleave (8, 4 with BC)  
Posted CAS by programmable additive latency for bet-  
ter command and data bus efficiency  
-
-
-
CAS Latency (CL) : 5, 6, 7, 8, 9, 10, 11  
CAS Write Latency (CWL) : 5, 6, 7, 8  
Precharge : auto precharge option for each burst ac-  
cess  
Driver strength : RZQ/7, RZQ/6 (RZQ = 240 Ω)  
Refresh : auto-refresh, self-refresh  
Refresh cycles :  
-
On-Die Termination (ODT) for better signal quality  
- Synchronous ODT  
- Dynamic ODT  
- Asynchronous ODT  
-
-
-
-
Multi Purpose Register (MPR) for pre-defined pattern  
read out  
-
-
-
-
-
ZQ calibration for DQ drive and ODT  
- Average refresh period  
7.8 μs at 0°C Tc +85°C  
3.9 μs at +85°C < Tc +95°C  
Operating case temperature range  
- Tc = 0°C to +95°C  
Programmable Partial Array Self-Refresh (PASR)  
RESET pin for Power-up sequence and reset function  
SRT range : Normal/extended  
-
Programmable Output driver impedance control  
Device Usage Chart  
Operating  
Temperature  
Range  
Package Outline  
Speed  
Power  
Temperature  
78-ball FBGA  
- H7  
- I9  
Std.  
L
Mark  
Blank  
I
0°C Tc 95°C  
-40°C Tc 95°C  
AMS73CAG01808RA Rev.1.0 December 2010  
1

与AMS73CAG02808RAUJI9I相关器件

型号 品牌 获取价格 描述 数据表
AMS73XX AMS

获取价格

Low power consumption
AMS-750 AMPHENOL

获取价格

Wire Terminal
AMS7500 AMS

获取价格

Internal regulator provides a stable 5V reference supply trimmed to 5%
AMS7500CD AMS

获取价格

Internal regulator provides a stable 5V reference supply trimmed to 5%
AMS7500CN AMS

获取价格

Internal regulator provides a stable 5V reference supply trimmed to 5%
AMS75XXB AMS

获取价格

The AMS75XXB series is a set of three-terminal high current low voltage regulator implemen
AMS78D05 ETC

获取价格

3-TERMINALS 0.5A POSITIVE VOLTAGE REGULATOR
AMS78D08 AMS

获取价格

3-TERMINALS 0.5A POSITIVE VOLTAGE REGULATOR
AMS78D09 ETC

获取价格

3-TERMINALS 0.5A POSITIVE VOLTAGE REGULATOR
AMS78D12 AMS

获取价格

3-TERMINALS 0.5A POSITIVE VOLTAGE REGULATOR