PRELIMINARY
Am45DL6408G
Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash
Memory and 8 Mbit (1 M x 8-Bit/512 K x 16-Bit) Pseudo Static RAM
DISTINCTIVE CHARACTERISTICS
■ Minimum 1 million erase cycles guaranteed per sector
MCP Features
■ 20 year data retention at 125°C
Reliable operation for the life of the system
■ Power supply voltage of 2.7 to 3.3 volt
—
■ High performance
—
Access time as fast as 70 ns
SOFTWARE FEATURES
■ Package
■ Data Management Software (DMS)
—
73-Ball FBGA
—
AMD-supplied software manages data programming,
enabling EEPROM emulation
■ Operating Temperature
—
Eases historical sector erase flash limitations
—
–40°C to +85°C
■ Supports Common Flash Memory Interface (CFI)
Flash Memory Features
■ Program/Erase Suspend/Erase Resume
—
Suspends program/erase operations to allow
programming/erasing in same bank
ARCHITECTURAL ADVANTAGES
■ Simultaneous Read/Write operations
■ Data# Polling and Toggle Bits
—
Data can be continuously read from one bank while
executing erase/program functions in another bank.
Zero latency between read and write operations
—
Provides a software method of detecting the status of
program or erase cycles
—
■ Unlock Bypass Program command
■ Flexible Bank architecture
—
Reduces overall programming time when issuing multiple
program command sequences
—
Read may occur in any of the three banks not being written
or erased.
—
Four banks may be grouped by customer to achieve desired
bank divisions.
HARDWARE FEATURES
■ Any combination of sectors can be erased
■ Manufactured on 0.17 µm process technology
■ Ready/Busy# output (RY/BY#)
■ SecSi™ (Secured Silicon) Sector: Extra 256 Byte sector
—
Hardware method for detecting program or erase cycle
completion
—
Factory locked and identifiable: 16 bytes available for
secure, random factory Electronic Serial Number; verifiable
as factory locked through autoselect function. ExpressFlash
option allows entire sector to be available for
factory-secured data
■ Hardware reset pin (RESET#)
—
Hardware method of resetting the internal state machine to
the read mode
—
Customer lockable: Sector is one-time programmable. Once
sector is locked, data cannot be changed.
■ WP#/ACC input pin
—
Write protect (WP#) function protects sectors 0, 1, 140, and
■ Zero Power Operation
Sophisticated power management circuits reduce power
consumed during inactive periods to nearly zero.
■ Boot sectors
141, regardless of sector protect status
—
—
Acceleration (ACC) function accelerates program timing
■ Sector protection
—
Hardware method of locking a sector, either in-system or
—
Top and bottom boot sectors in the same device
using programming equipment, to prevent any program or
erase operation within that sector
■ Compatible with JEDEC standards
—
Temporary Sector Unprotect allows changing data in
protected sectors in-system
—
Pinout and software compatible with single-power-supply
flash standard
Pseudo SRAM Features
PERFORMANCE CHARACTERISTICS
■ Power dissipation
■ High performance
—
—
Operating: 30 mA maximum
Standby: 100 µA maximum
—
—
Access time as fast as 70 ns
Program time: 4 µs/word typical utilizing Accelerate function
■ CE1s# and CE2s Chip Select
■ Ultra low power consumption (typical values)
—
—
—
2 mA active read current at 1 MHz
10 mA active read current at 5 MHz
200 nA in standby or automatic sleep mode
■ Power down features using CE1s# and CE2s
■ Data retention supply voltage: 2.7 to 3.3 volt
■ Byte data control: LB#s (DQ7–DQ0), UB#s (DQ15–DQ8)
Publication# 26018 Rev: B Amendment/+1
Issue Date: May 13, 2003
Refer to AMD’s Website (www.amd.com) for the latest information.