5秒后页面跳转
捷配首页

Datasheet > ADuM1201WSRZ-RL7
ADuM1201WSRZ-RL7 PDF预览

ADuM1201WSRZ-RL7

更新时间： 2024-01-20 06:57:37
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
28页 444K
描述
Dual-Channel Digital Isolators

阅读下载

获取价格

ADuM1201WSRZ-RL7 技术参数

是否无铅： 含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：SOIC
包装说明：SOP, SOP8,.25针数：8
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：1.32
其他特性：ALSO OPERATES AT 5V NOMINAL SUPPLY接口集成电路类型：INTERFACE CIRCUIT
JESD-30 代码：R-PDSO-G8JESD-609代码：e3
长度：4.9 mm湿度敏感等级：1
功能数量：2端子数量：8
最高工作温度：125 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP8,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：260
认证状态：Not Qualified筛选级别：AEC-Q100
座面最大高度：1.75 mm最大供电电压：5.5 V
最小供电电压：3 V标称供电电压：5 V
表面贴装：YES技术：CMOS
温度等级：AUTOMOTIVE端子面层：Matte Tin (Sn)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：30
宽度：3.9 mmBase Number Matches：1

ADuM1201WSRZ-RL7 数据手册

 浏览型号ADuM1201WSRZ-RL7的Datasheet PDF文件第4页浏览型号ADuM1201WSRZ-RL7的Datasheet PDF文件第5页浏览型号ADuM1201WSRZ-RL7的Datasheet PDF文件第6页浏览型号ADuM1201WSRZ-RL7的Datasheet PDF文件第8页浏览型号ADuM1201WSRZ-RL7的Datasheet PDF文件第9页浏览型号ADuM1201WSRZ-RL7的Datasheet PDF文件第10页 
Data Sheet  
ADuM1200/ADuM1201  
Parameter  
Symbol  
Min  
Typ  
Max  
Unit  
Test Conditions  
ADuM120xBR  
CL = 15 pF, CMOS signal levels  
Minimum Pulse Width2  
PW  
100  
ns  
Maximum Data Rate3  
Propagation Delay4  
10  
20  
Mbps  
ns  
t
PHL, tPLH  
60  
3
4
PWD  
ns  
Pulse Width Distortion, |tPLH − tPHL  
|
Change vs. Temperature  
5
ps/°C  
ns  
Propagation Delay Skew5  
Channel-to-Channel Matching  
Codirectional Channels6  
Opposing Directional Channels6  
Output Rise/Fall Time (10% to 90%)  
ADuM120xCR  
tPSK  
22  
tPSKCD  
tPSKOD  
tR/tF  
3
ns  
ns  
ns  
22  
3.0  
Minimum Pulse Width2  
Maximum Data Rate3  
Propagation Delay4  
PW  
20  
50  
40  
ns  
25  
20  
Mbps  
ns  
tPHL, tPLH  
55  
3
4
PWD  
ns  
Pulse Width Distortion, |tPLH − tPHL  
|
Change vs. Temperature  
Propagation Delay Skew5  
Channel-to-Channel Matching  
Codirectional Channels6  
Opposing Directional Channels6  
Output Rise/Fall Time (10% to 90%)  
For All Models  
5
ps/°C  
ns  
tPSK  
16  
tPSKCD  
tPSKOD  
tR/tF  
3
ns  
ns  
ns  
16  
3.0  
Common-Mode Transient Immunity  
Logic High Output7  
|CMH|  
|CML|  
fr  
25  
25  
35  
35  
1.1  
kV/μs  
kV/μs  
Mbps  
VIx = VDD1 or VDD2, VCM = 1000 V,  
transient magnitude = 800 V  
Logic Low Output7  
VIx = 0 V, VCM = 1000 V,  
transient magnitude = 800 V  
Refresh Rate  
Dynamic Supply Current per Channel8  
Input  
IDDI (D)  
0.10  
0.03  
mA/  
Mbps  
Output  
IDDO (D)  
mA/  
Mbps  
1 The supply current values are for both channels combined when running at identical data rates. Output supply current values are specified with no output load  
present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See  
Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11  
for total VDD1 and VDD2 supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.  
2 The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.  
3 The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.  
4 tPHL propagation delay is measured from the 50% level of the falling edge of the VIx signal to the 50% level of the falling edge of the VOx signal. tPLH propagation delay is  
measured from the 50% level of the rising edge of the VIx signal to the 50% level of the rising edge of the VOx signal.  
5 tPSK is the magnitude of the worst-case difference in tPHL and/or tPLH that is measured between units at the same operating temperature, supply voltages, and output  
load within the recommended operating conditions.  
6 Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of  
the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with  
inputs on opposing sides of the isolation barrier.  
7 CMH is the maximum common-mode voltage slew rate that can be sustained while maintaining VO > 0.8 VDD2. CML is the maximum common-mode voltage slew rate  
that can be sustained while maintaining VO < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient  
magnitude is the range over which the common mode is slewed.  
8 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for  
information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on  
calculating per-channel supply current for a given data rate.  
Rev. I | Page 7 of 28  
 
 
 
 
 
1...45678910...28

下载PDF

与ADuM1201WSRZ-RL7相关器件

型号 品牌 描述 获取价格 数据表
ADuM1201WTRZ ADI Dual-Channel Digital Isolators

获取价格
ADuM1201WTRZ-RL7 ADI Dual-Channel Digital Isolators

获取价格
ADuM1201WURZ ADI Dual-Channel Digital Isolators

获取价格
ADUM1201WURZ35 ADI Interface Circuit

获取价格
ADUM1201WURZ35-RL7 ADI Interface Circuit

获取价格
ADUM1201WURZ53 ADI Interface Circuit

获取价格

与ADuM1201WSRZ-RL7相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证