5秒后页面跳转
ADP3308ART-3.3-RL7 PDF预览

ADP3308ART-3.3-RL7

更新时间: 2024-02-09 21:16:29
品牌 Logo 应用领域
亚德诺 - ADI 光电二极管输出元件调节器
页数 文件大小 规格书
8页 124K
描述
IC VREG 3.3 V FIXED POSITIVE LDO REGULATOR, 0.17 V DROPOUT, PDSO5, SOT-23, 5 PIN, Fixed Positive Single Output LDO Regulator

ADP3308ART-3.3-RL7 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOT-23包装说明:LSSOP, TSOP5/6,.11,37
针数:5Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.68可调性:FIXED
最大回动电压 1:0.17 V标称回动电压 1:0.08 V
最大绝对输入电压:16 V最大输入电压:12 V
最小输入电压:3.6 VJESD-30 代码:R-PDSO-G5
JESD-609代码:e0长度:2.9 mm
功能数量:1输出次数:1
端子数量:5工作温度TJ-Max:125 °C
工作温度TJ-Min:-55 °C最高工作温度:85 °C
最低工作温度:-20 °C最大输出电流 1:0.05 A
最大输出电压 1:3.3726 V最小输出电压 1:3.2274 V
标称输出电压 1:3.3 V封装主体材料:PLASTIC/EPOXY
封装代码:LSSOP封装等效代码:TSOP5/6,.11,37
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
认证状态:Not Qualified调节器类型:FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
座面最大高度:1.45 mm子类别:Other Regulators
表面贴装:YES技术:BIPOLAR
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.95 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED最大电压容差:2.2%
宽度:1.65 mmBase Number Matches:1

ADP3308ART-3.3-RL7 数据手册

 浏览型号ADP3308ART-3.3-RL7的Datasheet PDF文件第2页浏览型号ADP3308ART-3.3-RL7的Datasheet PDF文件第3页浏览型号ADP3308ART-3.3-RL7的Datasheet PDF文件第4页浏览型号ADP3308ART-3.3-RL7的Datasheet PDF文件第5页浏览型号ADP3308ART-3.3-RL7的Datasheet PDF文件第7页浏览型号ADP3308ART-3.3-RL7的Datasheet PDF文件第8页 
ADP3308  
THEORY OF OPERATION  
Additional features of the circuit include current limit and ther-  
mal shutdown. Compared to the standard solutions that give  
warning after the output has lost regulation, the ADP3308 pro-  
vides improved system performance by enabling the ERR pin to  
give warning before the device loses regulation.  
The new anyCAP LDO ADP3308 uses a single control loop for  
regulation and reference functions. The output voltage is sensed  
by a resistive voltage divider consisting of R1 and R2, which is  
varied to provide the available output voltage option. Feedback  
is taken from this network by way of a series diode (D1) and a  
second resistor divider (R3 and R4) to the input of an amplifier.  
As the chip’s temperature rises above 165°C, the circuit activates  
a soft thermal shutdown, indicated by a signal low on the ERR  
pin, to reduce the current to a safe level.  
OUTPUT  
INPUT  
Q1  
COMPENSATION  
CAPACITOR  
APPLICATION INFORMATION  
Capacitor Selection: anyCAP  
ATTENUATION  
R1  
(V  
/V  
)
BANDGAP OUT  
R
C
LOAD  
D1  
R3  
Output Capacitors: as with any micropower device, output  
transient response is a function of the output capacitance. The  
ADP3308 is stable with a wide range of capacitor values, types  
and ESR (anyCAP). A capacitor as low as 0.47 µF is all that is  
needed for stability. However, larger capacitors can be used if  
high output current surges are anticipated. The ADP3308 is  
stable with extremely low ESR capacitors (ESR 0), such as  
multilayer ceramic capacitors (MLCC) or OSCON.  
PTAT  
NONINVERTING  
WIDEBAND  
DRIVER  
(a)  
R2  
V
OS  
g
m
PTAT  
CURRENT  
R4  
LOAD  
ADP3308  
GND  
Figure 2. Functional Block Diagram  
Input Bypass Capacitor: an input bypass capacitor is not required.  
However, for applications where the input source is high imped-  
ance or far from the input pin, a bypass capacitor is recommended.  
Connecting a 0.47 µF capacitor from the input pin (Pin 1) to  
ground reduces the circuit’s sensitivity to PC board layout. If a  
bigger output capacitor is used, the input capacitor must be 1 µF  
minimum.  
A very high gain error amplifier is used to control this loop.  
The amplifier is constructed in such a way that at equilibrium it  
produces a large, temperature proportional input “offset voltage”  
that is repeatable and very well controlled. The temperature  
proportional offset voltage is combined with the complementary  
diode voltage to form a “virtual bandgap” voltage, implicit in  
the network, although it never appears explicitly in the circuit.  
Ultimately, this patented design makes it possible to control the  
loop with only one amplifier. This technique also improves the  
noise characteristics of the amplifier by providing more flexibil-  
ity on the tradeoff of noise sources that leads to a low noise design.  
Thermal Overload Protection  
The ADP3308 is protected against damage due to excessive  
power dissipation by its thermal overload protection circuit  
which limits the die temperature to a maximum of 165°C.  
Under extreme conditions (i.e., high ambient temperature and  
power dissipation) where die temperature starts to rise above  
165°C, the output current is reduced until the die temperature  
has dropped to a safe level. The output current is restored when  
the die temperature is reduced.  
The R1, R2 divider is chosen in the same ratio as the bandgap  
voltage to the output voltage. Although the R1, R2 resistor  
divider is loaded by the diode D1 and a second divider consisting  
of R3 and R4, the values can be chosen to produce a tempera-  
ture stable output. This unique arrangement specifically corrects  
for the loading of the divider so that the error resulting from  
base current loading in conventional circuits is avoided.  
Current and thermal limit protections are intended to protect  
the device against accidental overload conditions. For normal  
operation, device power dissipation should be externally limited  
so that junction temperatures will not exceed 125°C.  
The patented amplifier controls a new and unique noninverting  
driver that drives the pass transistor, Q1. The use of this special  
noninverting driver enables the frequency compensation to  
include the load capacitor in a pole splitting arrangement to  
achieve reduced sensitivity to the value, type and ESR of the  
load capacitance.  
Calculating Junction Temperature  
Device power dissipation is calculated as follows:  
PD = (VIN VOUT) ILOAD + (VIN) IGND  
Where ILOAD and IGND are load current and ground current, VIN  
and VOUT are input and output voltages respectively.  
Most LDOs place very strict requirements on the range of ESR  
values for the output capacitor because they are difficult to  
stabilize due to the uncertainty of load capacitance and resis-  
tance. Moreover, the ESR value required to keep conventional  
LDOs stable, changes, depending on load and temperature.  
These ESR limitations make designing with LDOs more diffi-  
cult because of their unclear specifications and extreme varia-  
tions over temperature.  
Assuming ILOAD = 50 mA, IGND = 2 mA, VIN = 5.5 V and  
VOUT = 2.7 V, device power dissipation is:  
PD = (5.5 – 2.7) 50 mA + 5.5 × 2 mA = 151 mW  
T = TJ TA = PD × θJA = 151 × 165 = 24.9°C  
With a maximum junction temperature of 125°C, this yields a  
maximum ambient temperature of ~100°C.  
This is no longer true with the ADP3308 anyCAP LDO. It can  
be used with virtually any capacitor, with no constraint on the  
minimum ESR. This innovative design allows the circuit to be  
stable with just a small 0.47 µF capacitor on the output. Addi-  
tional advantages of the design scheme include superior line noise  
rejection and very high regulator gain which leads to excellent  
line and load regulation. An impressive 2.2% accuracy is guar-  
anteed over line, load and temperature.  
Printed Circuit Board Layout Consideration  
Surface mount components rely on the conductive traces or  
pads to transfer heat away from the device. Appropriate PC  
board layout techniques should be used to remove heat from the  
immediate vicinity of the package.  
–6–  
REV. B  

与ADP3308ART-3.3-RL7相关器件

型号 品牌 描述 获取价格 数据表
ADP3308ART-3.6 ADI anyCAP 50 mA Low Dropout Linear Regulator

获取价格

ADP3308ART-3.6-RL ADI IC VREG 3.6 V FIXED POSITIVE LDO REGULATOR, 0.17 V DROPOUT, PDSO5, SOT-23, 5 PIN, Fixed Po

获取价格

ADP3308ART-3.6-RL7 ADI IC VREG 3.6 V FIXED POSITIVE LDO REGULATOR, 0.17 V DROPOUT, PDSO5, SOT-23, 5 PIN, Fixed Po

获取价格

ADP3308ART-3.6-RL7 ROCHESTER 3.6 V FIXED POSITIVE LDO REGULATOR, 0.17 V DROPOUT, PDSO5, SOT-23, 5 PIN

获取价格

ADP3308ART-33 ADI anyCAP⑩ 50 mA Low Dropout Linear Regulator

获取价格

ADP3308ART-36 ADI anyCAP⑩ 50 mA Low Dropout Linear Regulator

获取价格