5秒后页面跳转
ADN2848 PDF预览

ADN2848

更新时间: 2024-02-02 06:45:00
品牌 Logo 应用领域
亚德诺 - ADI 驱动器驱动程序和接口二极管激光二极管接口集成电路
页数 文件大小 规格书
12页 255K
描述
3 V Dual-Loop 50 Mbps to 1.25 Gbps Laser Diode Driver

ADN2848 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFN
包装说明:QCCN, LCC32,.2SQ,20针数:32
Reach Compliance Code:not_compliant风险等级:5.67
接口集成电路类型:INTERFACE CIRCUITJESD-30 代码:S-XQCC-N32
JESD-609代码:e0长度:5 mm
功能数量:1端子数量:32
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:QCCN
封装等效代码:LCC32,.2SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V认证状态:Not Qualified
子类别:Display Drivers最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:5 mm
Base Number Matches:1

ADN2848 数据手册

 浏览型号ADN2848的Datasheet PDF文件第2页浏览型号ADN2848的Datasheet PDF文件第3页浏览型号ADN2848的Datasheet PDF文件第4页浏览型号ADN2848的Datasheet PDF文件第6页浏览型号ADN2848的Datasheet PDF文件第7页浏览型号ADN2848的Datasheet PDF文件第8页 
ADN2848  
GENERAL  
Note that IERSET and IPSET will change from device to device;  
however, the control loops will determine the actual values.  
It is not required to know the exact values for LI or MPD  
optical coupling.  
Laser diodes have current-in to light-out transfer functions as  
shown in Figure 2. Two key characteristics of this transfer func-  
tion are the threshold current, ITH, and slope in the linear region  
beyond the threshold current, referred to as slope efficiency, LI.  
Loop Bandwidth Selection  
For continuous operation, the user should hardwire the LBWSET  
pin high and use 1 µF capacitors to set the actual loop band-  
width. These capacitors are placed between the PAVCAP and  
ERCAP pins and ground. It is important that these capaci-  
tors are low leakage multilayer ceramics with an insulation  
resistance greater than 100 Gor a time constant of 1,000 sec,  
whichever is less.  
P1  
ER =  
P0  
P1 + P0  
P
=
AV  
2
P1  
P  
P
AV  
P  
I  
LI =  
I  
P0  
Operation  
Mode  
Recommended Recommended  
LBWSET PAVCAP  
ERCAP  
I
CURRENT  
TH  
Continuous  
50 Mbps to  
1.25 Gbps  
High  
1 µF  
1 µF  
Figure 2. Laser Transfer Function  
Control  
Optimized  
for 1.25 Gbps  
Low  
47 nF  
47 nF  
A monitor photodiode, MPD, is required to control the LD.  
The MPD current is fed into the ADN2848 to control the power  
and extinction ratio, continuously adjusting the bias current and  
modulation current in response to the laser’s changing threshold  
current and light-to-current slope efficiency.  
Setting LBSET low and using 47 nF capacitors results in a  
shorter loop time constant (a 10× reduction over using 1 µF  
capacitors and keeping LBWSET high).  
The ADN2848 uses automatic power control, APC, to maintain  
a constant average power over time and temperature.  
Alarms  
The ADN2848 is designed to allow interface compliance to  
ITU-T-G958 (11/94) section 10.3.1.1.2 (transmitter fail) and  
section 10.3.1.1.3 (transmitter degrade). The ADN2848 has two  
active high alarms, DEGRADE and FAIL. A resistor between  
ground and the ASET pin is used to set the current at which these  
alarms are raised. The current through the ASET resistor is a ratio  
of 100:1 to the FAIL alarm threshold. The DEGRADE alarm will  
be raised at 90% of this level.  
The ADN2848 uses closed-loop extinction ratio control to  
allow optimum setting of extinction ratio for every device. Thus  
SONET/SDH interface standards can be met over device  
variation, temperature, and laser aging. Closed-loop modulation  
control eliminates the need to either overmodulate the LD or  
include external components for temperature compensation.  
This reduces research and development time and second  
sourcing issues caused by characterizing LDs.  
Example:  
Average power and extinction ratio are set using the PSET and  
ERSET pins, respectively. Potentiometers are connected  
between these pins and ground. The potentiometer RPSET is  
used to change the average power. The potentiometer RERSET is  
used to adjust the extinction ratio. Both PSET and ERSET are  
kept 1.2 V above GND.  
IFAIL = 50 mA so IDEGRADE = 45 mA  
IFAIL 50 mA  
IASET  
=
=
= 500 A  
100  
1.2V  
100  
1.2  
*RASET  
=
=
= 2.4 kꢁ  
IASET 500A  
For an initial setup, RPSET and RERSET potentiometers may be  
calculated using the following formulas.  
*The smallest valid value for RASET is 1.2 k, since this corresponds to the IBIAS  
maximum of 100 A.  
1.2V  
IAV  
RPSET  
=
()  
The laser degrade alarm, DEGRADE, is provided to give a  
warning of imminent laser failure if the laser diode degrades  
further or environmental conditions continue to stress the LD,  
such as increasing temperature.  
1.2V  
RERSET  
()  
IMPD _ CW ER 1  
×
× PAV  
The laser fail alarm, FAIL, is activated when the transmitter can  
no longer be guaranteed to be SONET/SDH compliant. This  
occurs when one of the following conditions arise:  
PCW  
ER +1  
where:  
I
P
AV is the average MPD current.  
CW is the dc optical power specified on the laser data sheet.  
The ASET threshold is reached.  
The ALS pin is set high. This shuts off the modulation and  
bias currents to the LD, resulting in the MPD current drop-  
ping to zero. This gives closed-loop feedback to the system  
that ALS has been enabled.  
I
P
MPD_CW is the MPD current at that specified PCW.  
AV is the average power required.  
ER is the desired extinction ratio (ER = P1/P0).  
DEGRADE will be raised only when the bias current exceeds  
90% of ASET current.  
REV. 0  
–5–  

与ADN2848相关器件

型号 品牌 描述 获取价格 数据表
ADN2848ACP-32 ADI 3 V Dual-Loop 50 Mbps to 1.25 Gbps Laser Diode Driver

获取价格

ADN2848ACP-32-RL ADI 3 V Dual-Loop 50 Mbps to 1.25 Gbps Laser Diode Driver

获取价格

ADN2848ACP-32-RL7 ADI 3 V Dual-Loop 50 Mbps to 1.25 Gbps Laser Diode Driver

获取价格

ADN2848ACPZ-32 ROCHESTER SPECIALTY INTERFACE CIRCUIT, QCC32, 5 X 5 MM, MO-220-VHHD-2, LFCSP-32

获取价格

ADN2848ACPZ-32-RL7 ROCHESTER SPECIALTY INTERFACE CIRCUIT, QCC32, 5 X 5 MM, MO-220-VHHD-2, LFCSP-32

获取价格

ADN2848ACPZ-32-RL7 ADI 3.3 V Dual-Loop 50 Mbps to 1.25 Gbps Laser Diode Driver

获取价格