5秒后页面跳转
ADN2818ACPZ-RL7 PDF预览

ADN2818ACPZ-RL7

更新时间: 2024-01-12 18:37:32
品牌 Logo 应用领域
亚德诺 - ADI ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式时钟
页数 文件大小 规格书
40页 813K
描述
Continuous Rate 10 Mbps to 2.7 Gbps Clock and Data Recovery ICs

ADN2818ACPZ-RL7 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN,针数:32
Reach Compliance Code:unknown风险等级:5.8
JESD-30 代码:S-XQCC-N32JESD-609代码:e3
长度:5 mm湿度敏感等级:3
功能数量:1端子数量:32
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260认证状态:COMMERCIAL
座面最大高度:1 mm标称供电电压:3.3 V
表面贴装:YES电信集成电路类型:ATM/SONET/SDH CLOCK RECOVERY CIRCUIT
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:5 mmBase Number Matches:1

ADN2818ACPZ-RL7 数据手册

 浏览型号ADN2818ACPZ-RL7的Datasheet PDF文件第1页浏览型号ADN2818ACPZ-RL7的Datasheet PDF文件第2页浏览型号ADN2818ACPZ-RL7的Datasheet PDF文件第3页浏览型号ADN2818ACPZ-RL7的Datasheet PDF文件第5页浏览型号ADN2818ACPZ-RL7的Datasheet PDF文件第6页浏览型号ADN2818ACPZ-RL7的Datasheet PDF文件第7页 
ADN2817/ADN2818  
SPECIFICATIONS  
Data Sheet  
TA = TMIN to TMAX, VCC = VMIN to VMAX, VEE = 0 V, CF = 0.47 µF, SLICEP = SLICEN = VEE, input data pattern: PRBS 223 − 1,  
unless otherwise noted.  
Table 1.  
Parameter  
Conditions  
Min  
1.8  
Typ  
Max  
Unit  
QUANTIZER—DC CHARACTERISTICS  
Input Voltage Range  
Peak-to-Peak Differential Input  
Input Common-Mode Level  
Differential Input Sensitivity  
At PIN or NIN, dc-coupled  
PIN − NIN  
DC-coupled (see Figure 40, Figure 41, and Figure 42)  
223 − 1 PRBS, ac-coupled,1 BER = 1 × 10−10  
ADN2817  
ADN2818  
2.8  
2.0  
2.8  
V
V
V
2.3  
2.5  
5
10  
200  
mV p-p  
mV p-p  
QUANTIZER—AC CHARACTERISTICS  
Data Rate  
S11  
Input Resistance  
Input Capacitance  
10  
2700  
Mbps  
dB  
At 2.5 GHz  
Differential  
−15  
100  
0.65  
pF  
QUANTIZER—SLICE ADJUSTMENT  
Gain  
ADN2817 only  
SLICEP − SLICEN = 0.5 V  
SLICEP − SLICEN  
0.10  
−0.95  
VEE  
0.11  
1
0.13  
+0.95  
0.95  
V/V  
V
V
Differential Control Voltage Input  
Control Voltage Range  
Slice Threshold Offset  
LOSS OF SIGNAL DETECT (LOS)  
Loss of Signal Detect Range (See Figure 6)  
DC level @ SLICEP or SLICEN  
mV  
ADN2817 only  
RThresh = 0 Ω  
RThresh = 100 kΩ  
14.2  
2.1  
20.0  
5.0  
mV  
mV  
Hysteresis (Electrical)  
OC-48  
RThresh = 0 Ω  
RThresh = 100 kΩ  
RThresh = 0 Ω  
RThresh = 10 kΩ  
DC-coupled2  
DC-coupled2  
6.2  
4.7  
4.9  
3.0  
8.2  
7.7  
7.5  
7.3  
dB  
dB  
dB  
dB  
ns  
OC-1  
LOS Assert Time  
LOS Deassert Time  
LOSS OF LOCK DETECT (LOL)  
VCO Frequency Error for LOL Assert  
VCO Frequency Error for LOL Deassert  
LOL Response Time  
OC-48  
450  
500  
ns  
With respect to nominal  
With respect to nominal  
1000  
250  
ppm  
ppm  
1.0  
1.0  
500  
µs  
µs  
µs  
OC-12  
10 Mbps  
ACQUISITION TIME  
Lock to Data Mode  
OC-48  
1.3  
2.0  
3.4  
9.8  
40.0  
10.0  
ms  
ms  
ms  
ms  
ms  
ms  
OC-12  
OC-3  
OC-1  
10 Mbps  
Optional Lock to REFCLK Mode  
DATA RATE READBACK ACCURACY  
Coarse Readback  
Fine Readback  
See Table 19  
In addition to REFCLK accuracy  
10  
%
ppm  
100  
Rev. E | Page 4 of 40  
 

与ADN2818ACPZ-RL7相关器件

型号 品牌 描述 获取价格 数据表
ADN2819 ADI Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

获取价格

ADN2819ACP-CML ADI Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

获取价格

ADN2819ACP-CML-RL ADI Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

获取价格

ADN2819ACPZ-CML1 ADI Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

获取价格

ADN2819ACPZ-CML-RL ADI Multi Rate Limiting Amplifier and Clock and Data Recovery ICs

获取价格

ADN2819ACPZ-CML-RL1 ADI Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

获取价格