5秒后页面跳转
AD9913BCPZ1 PDF预览

AD9913BCPZ1

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
32页 687K
描述
Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer

AD9913BCPZ1 数据手册

 浏览型号AD9913BCPZ1的Datasheet PDF文件第1页浏览型号AD9913BCPZ1的Datasheet PDF文件第2页浏览型号AD9913BCPZ1的Datasheet PDF文件第4页浏览型号AD9913BCPZ1的Datasheet PDF文件第5页浏览型号AD9913BCPZ1的Datasheet PDF文件第6页浏览型号AD9913BCPZ1的Datasheet PDF文件第7页 
AD9913  
SPECIFICATIONS  
ELECTRICAL SPECIFICATIONS  
AVDD (1.8 V), DVDD (1.8 V), and DVDD_I/O = 1.8 V 5ꢀ, T = 25°C, RSET = 4.64 kΩ, DAC full-scale current = 2 mA, external  
reference clock frequency = 250 MHz with REF_CLK multiplier disabled, unless otherwise noted.  
Table 1.  
Parameter  
Conditions/Comments  
Min  
Typ  
Max  
Unit  
REF_CLK INPUT CHARACTERISTICS  
Frequency Range  
REF_CLK Multiplier  
Disabled  
Enabled  
Full temperature range  
VCO1  
250  
250  
83  
250  
250  
MHz  
MHz  
MHz  
MHz  
MHz  
μs  
MHz  
V
V
REF_CLK Input Divider Frequency  
VCO Oscillation Frequency  
16  
100  
VCO2  
PLL Lock Time  
External Crystal Mode  
CMOS Mode  
25 MHz reference clock, 10× PLL  
60  
25  
VIH  
VIL  
0.9  
0.65  
Input Capacitance  
3
pF  
Input Impedance (Differential)  
Input Impedance (Single-Ended)  
Duty Cycle  
2.7  
1.35  
kΩ  
kΩ  
%
45  
55  
REF_CLK Input Level  
355  
1000  
mV p-p  
DAC OUTPUT CHARACTERISTICS  
Full-Scale Output Current  
Gain Error  
Output Offset  
Differential Nonlinearity  
Integral Nonlinearity  
AC Voltage Compliance Range  
SPURIOUS-FREE DYNAMIC RANGE  
SERIAL PORT TIMING CHARACTERISTICS  
SCLK Frequency  
4.6  
−6  
+0.1  
+0.4  
+0.5  
mA  
%FS  
μA  
LSB  
LSB  
mV  
−14  
−0.4  
−0.5  
±400  
Refer to Figure 6  
32  
2
MHz  
ns  
ns  
SCLK Pulse Width  
Low  
High  
17.5  
3.5  
SCLK Rise/Fall Time  
ns  
Data Setup Time to SCLK  
Data Hold Time to SCLK  
Data Valid Time in Read Mode  
PARALLEL PORT TIMING CHARACTERISTICS  
PCLK Frequency  
5.5  
0
ns  
ns  
ns  
22  
33  
MHz  
ns  
ns  
PCLK Pulse Width  
Low  
High  
10  
20  
PCLK Rise/Fall Time  
2
8
ns  
ns  
ns  
ns  
Address/Data Setup Time to PCLK  
Address/Data Hold Time to PCLK  
Data Valid Time in Read Mode  
IO_UPDATE/PROFILE(2:0) TIMING  
Setup Time to SYNC_CLK  
3.0  
0.3  
0.5  
1
ns  
Hold Time to SYNC_CLK  
SYNC_CLK cycles  
Rev. 0 | Page 3 of 32  
 

与AD9913BCPZ1相关器件

型号 品牌 描述 获取价格 数据表
AD9913BCPZ-REEL7 ROCHESTER PARALLEL, WORD INPUT LOADING, 10-BIT DAC, QCC32, 5 X 5 MM, ROHS COMPLIANT, MO-220VHHD-2, L

获取价格

AD9913BCPZ-REEL71 ADI Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer

获取价格

AD9914 ADI 3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC

获取价格

AD9914BCPZ ADI 3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC

获取价格

AD9914BCPZ-REEL7 ADI 3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC

获取价格

AD9914PCBZ ADI 3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC

获取价格