5秒后页面跳转
AD9895_15 PDF预览

AD9895_15

更新时间: 2022-02-26 13:20:29
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
58页 670K
描述
CCD Signal Processors with Precision Timing Generator

AD9895_15 数据手册

 浏览型号AD9895_15的Datasheet PDF文件第3页浏览型号AD9895_15的Datasheet PDF文件第4页浏览型号AD9895_15的Datasheet PDF文件第5页浏览型号AD9895_15的Datasheet PDF文件第7页浏览型号AD9895_15的Datasheet PDF文件第8页浏览型号AD9895_15的Datasheet PDF文件第9页 
AD9891/AD9895  
(CL = 20 pF, AVDD = DVDD = DRVDD = 3.0 V, fCLI = 20 MHz [AD9891] or 30 MHz [AD9895], unless  
otherwise noted.)  
TIMING SPECIFICATIONS  
Parameter  
Symbol  
Min  
Typ  
Max  
Unit  
MASTER CLOCK, CLI (Figure 7)  
CLI Clock Period, AD9891  
CLI High/Low Pulsewidth, AD9891  
CLI Clock Period, AD9895  
CLI High/Low Pulsewidth, AD9895  
Delay from CLI Rising Edge to Internal Pixel Position 0  
tCONV  
tCONV  
tCLIDLY  
50  
20  
33.3  
13  
ns  
ns  
ns  
ns  
ns  
25  
16.7  
6
AFE CLAMP PULSES1 (Figure 13)  
CLPDM Pulsewidth  
4
2
10  
20  
Pixels  
Pixels  
CLPOB Pulsewidth2  
AFE SAMPLE LOCATION1 (Figure 10)  
SHP Sample Edge to SHD Sample Edge, AD9891  
SHP Sample Edge to SHD Sample Edge, AD9895  
tS1  
tS1  
20  
13  
25  
16.7  
ns  
ns  
DATA OUTPUTS (Figure 12)  
Output Delay from DCLK Rising Edge1  
Pipeline Delay from SHP/SHD Sampling  
tOD  
8
9
ns  
Cycles  
SERIAL INTERFACE (Figures 52 and 53)  
Maximum SCK Frequency  
SL to SCK Setup Time  
fSCLK  
tLS  
tLH  
tDS  
tDH  
tDV  
10  
10  
10  
10  
10  
10  
MHz  
ns  
ns  
ns  
ns  
SCK to SL Hold Time  
SDATA Valid to SCK Rising Edge Setup  
SCK Falling Edge to SDATA Valid Hold  
SCK Falling Edge to SDATA Valid Read  
ns  
NOTES  
1Parameter is programmable.  
2Minimum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.  
ABSOLUTE MAXIMUM RATINGS  
PACKAGE THERMAL CHARACTERISTICS  
Thermal Resistance  
JA = 61°C/W  
JC = 29.7°C/W  
With  
Respect  
To  
Parameter  
Min Max  
Unit  
AVDD1, AVDD2  
TCVDD  
HVDD  
RGVDD  
DVDD  
DRVDD  
RG Output  
H1H4 Output  
Digital Outputs  
Digital Inputs  
SCK, SL, SDATA  
VRT, VRB  
BYP1BYP3, CCDIN  
Junction Temperature  
Lead Temperature, 10 sec  
AVSS  
0.3 +3.9  
V
V
V
V
V
V
V
V
V
V
V
V
V
°C  
°C  
ORDERING GUIDE  
TCVSS 0.3 +3.9  
HVSS 0.3 +5.5  
RGVSS 0.3 +5.5  
DVSS 0.3 +3.9  
DRVSS 0.3 +3.9  
RGVSS 0.3 RGVDD + 0.3  
HVSS  
DVSS  
DVSS  
DVSS  
AVSS  
AVSS  
Temperature  
Range  
Package  
Description  
Package  
Option  
Model  
AD9891KBC 20°C to +85°C  
AD9895KBC 20°C to +85°C  
CSPBGA  
CSPBGA  
BC-64  
BC-64  
0.3 HVDD + 0.3  
0.3 DVDD + 0.3  
0.3 DVDD + 0.3  
0.3 DVDD + 0.3  
0.3 AVDD + 0.3  
0.3 AVDD + 0.3  
150  
350  
CAUTION  
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily  
accumulate on the human body and test equipment and can discharge without detection. Although the  
AD9891 and AD9895 feature proprietary ESD protection circuitry, permanent damage may occur on  
devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are  
recommended to avoid performance degradation or loss of functionality.  
WARNING!  
ESD SENSITIVE DEVICE  
–6–  
REV. A  

与AD9895_15相关器件

型号 品牌 描述 获取价格 数据表
AD9895KBC ADI CCD Signal Processors with Precision Timing⑩

获取价格

AD9895KBCRL ADI IC SPECIALTY CONSUMER CIRCUIT, PBGA64, PLASTIC, CSPBGA-64, Consumer IC:Other

获取价格

AD9895KBCZ ADI CCD Signal Processor with Precision Timing™ Generator

获取价格

AD9895KBCZRL ADI CCD Signal Processor with Precision Timing™ Generator

获取价格

AD9898 ADI CCD Signal Processor with Precision Timing⑩ G

获取价格

AD9898KCP-20 ADI CCD Signal Processor with Precision Timing⑩ G

获取价格