5秒后页面跳转
AD8561ANZ PDF预览

AD8561ANZ

更新时间: 2024-02-06 07:52:17
品牌 Logo 应用领域
亚德诺 - ADI 比较器放大器放大器电路光电二极管PC
页数 文件大小 规格书
12页 650K
描述
Ultrafast 7 ns Single Supply Comparator

AD8561ANZ 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP8,.45针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:1.15
放大器类型:COMPARATOR最大输入失调电压:8000 µV
JESD-30 代码:R-PDSO-G8JESD-609代码:e3
长度:4.9 mm湿度敏感等级:1
负供电电压上限:-7 V标称负供电电压 (Vsup):-5 V
功能数量:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.45封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:3/5/+-5 V认证状态:Not Qualified
标称响应时间:7 ns座面最大高度:1.75 mm
子类别:Comparator供电电压上限:7 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BIPOLAR温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm

AD8561ANZ 数据手册

 浏览型号AD8561ANZ的Datasheet PDF文件第4页浏览型号AD8561ANZ的Datasheet PDF文件第5页浏览型号AD8561ANZ的Datasheet PDF文件第6页浏览型号AD8561ANZ的Datasheet PDF文件第8页浏览型号AD8561ANZ的Datasheet PDF文件第9页浏览型号AD8561ANZ的Datasheet PDF文件第10页 
AD8561  
Example: A comparator compares a fast moving signal to a  
fixed 2.5 V reference. Since the comparator only needs to oper-  
ate when the signal is near 2.5 V, both signals will be within the  
input range (near 2.5 V and well under 3.0 V) when the com-  
parator needs to change output.  
APPLICATIONS  
OPTIMIZING HIGH SPEED PERFORMANCE  
As with any high speed comparator or amplifier, proper design  
and layout techniques should be used to ensure optimal perfor-  
mance from the AD8561. The performance limits of high speed  
circuitry can easily be a result of stray capacitance, improper  
ground impedance or other layout issues.  
Note that signals much greater than 3.0 V will result increased  
input currents and may cause the device to operate more slowly.  
Minimizing resistance from source to the input is an important  
consideration in maximizing the high speed operation of the  
AD8561. Source resistance in combination with equivalent  
input capacitance could cause a lagged response at the input,  
thus delaying the output. The input capacitance of the AD8561  
in combination with stray capacitance from an input pin to  
ground could result in several picofarads of equivalent capaci-  
tance. A combination of 3 kΩ source resistance and 5 pF of  
input capacitance yields a time constant of 15 ns, which is  
slower than the 5 ns capability of the AD8561. Source imped-  
ances should be less than 1 kΩ for the best performance.  
The input bias current of the AD8561 is lower (–3 μA typical)  
than the LT1016 (+5 μA typical), and the current flows out of  
the AD8561 and into LT1016. If relatively low value resistors  
and/or low impedance sources are used on the inputs, the volt-  
age shift due to bias current should be small.  
The AD8561 (6.75 ns typical) is faster than the LT1016 (10 ns  
typical). While this is beneficial to many systems, timing may  
need to be adjusted to take advantage of the higher speed.  
The AD8561 has slightly more output voltage swing, from 0.2 V  
above ground to within 1.1 V of the positive supply voltage.  
The AD8561 uses less current (typically 5 mA) than the LT1016  
(typically 25 mA).  
It is also important to provide bypass capacitors for the power  
supply in a high speed application. A 1 μF electrolytic bypass  
capacitor should be placed within 0.5 inches of each power  
supply pin, Pin 1 and Pin 4, to ground. These capacitors will  
reduce any potential voltage ripples from the power supply. In  
addition, a 10 nF ceramic capacitor should be placed as close as  
possible from the power supply pins to ground. These capacitors  
act as a charge reservoir for the device during high frequency  
switching.  
INCREASING OUTPUT SWING  
Although not required for normal operation, the output voltage  
swing of the AD8561 can be increased by connecting a 5 kΩ  
resistor from the output of the device to the V+ power supply.  
This configuration can be useful in low voltage power supply  
applications where maximizing output voltage swing is impor-  
tant. Adding a 5 kΩ pull-up resistor to the device’s output will  
not adversely affect the specifications of the AD8561.  
A ground plane is recommended for proper high speed perfor-  
mance. This can be created by using a continuous conductive  
plane over the surface of the circuit board, only allowing breaks  
in the plane for necessary current paths. The ground plane  
provides a low inductive ground, eliminating any potential dif-  
ferences at different ground points throughout the circuit board  
caused from “ground bounce.” A proper ground plane also  
minimizes the effects of stray capacitance on the circuit board.  
OUTPUT LOADING CONSIDERATIONS  
The AD8561 output can deliver up to 40 mA of output current  
without any significant increase in propagation delay. The  
output of the device should not be connected to more than  
twenty (20) TTL input logic gates, or drive a load resistance  
less than 100 Ω.  
To ensure the best performance from the AD8561 it is impor-  
tant to minimize capacitive loading of the output of the device.  
Capacitive loads greater than 50 pF will cause ringing on the  
output waveform and will reduce the operating bandwidth of  
the comparator.  
REPLACING THE LT1016  
The AD8561 is pin compatible with the LT1016 comparator.  
While it is easy to replace the LT1016 with the higher perfor-  
mance AD8561, please note that there are differences, and it is  
useful to check these to ensure proper operation.  
There are five major differences between the AD8561 and the  
LT1016—input voltage range, input bias currents, speed, out-  
put swing and power consumption.  
SETUP AND HOLD TIMES FOR LATCHING THE  
OUTPUT  
The latch input, Pin 5, can be used to retain data at the output  
of the AD8561. When the voltage at the latch input goes high,  
the output of the device will remain constant regardless of the  
input voltages. The setup time for the latch is 2 ns–3 ns and the  
hold time is 3 ns. This means that to ensure data retention at  
the output, the input signal must be valid at least 5 ns before  
the latch pin goes high and must remain valid at least 3 ns after  
the latch pin goes high. Once the latch input voltage goes low,  
new output data will appear in approximately 8 ns.  
When operated on a +5 V single supply, the LT1016 has an  
input voltage range from +1.25 V to +3.5 V. The AD8561 has a  
wider input range from 0 V to 3.0 V. Signals above 3.0 V may  
result in slower response times (see Figure 8). If both signals  
exceed 3.0 V, the signals may be shifted or attenuated to bring  
them into range, keeping in mind the note about source resis-  
tance in Optimizing High Speed Performance. If only one of the  
signals exceeds 3.0 V only slightly, and the other signal is always  
well within the 0 V to 3 V range, the comparator may operate  
without changes to the circuit.  
A logic high for the latch input is a minimum of +2.0 V and a  
logic low is a maximum of +0.8 V. This makes the latch input  
easily interface with TTL or CMOS logic gates. The latch  
circuitry in the AD8561 has no built-in hysteresis.  
Rev. A  
–7–  

与AD8561ANZ相关器件

型号 品牌 描述 获取价格 数据表
AD8561AR ADI Ultrafast 7 ns Single Supply Comparator

获取价格

AD8561AR-REEL ADI Ultrafast 7 ns Single Supply Comparator

获取价格

AD8561AR-REEL7 ADI Ultrafast 7 ns Single Supply Comparator

获取价格

AD8561ARU ADI Ultrafast 7 ns Single Supply Comparator

获取价格

AD8561ARUZ ADI Ultrafast 7 ns Single Supply Comparator

获取价格

AD8561ARUZ-REEL ADI Ultrafast 7 ns Single Supply Comparator

获取价格