AD9233
SPECIFICATIONS
DC SPECIFICATIONS
AVDD = 1.8 V; DRVDD = 2.5 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = −1.0 dBFS,
DCS enabled, unless otherwise noted.
Table 1.
AD9233BCPZ-80
AD9233BCPZ-105
AD9233BCPZ-125
Parameter
Temp
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
RESOLUTION
Full
12
12
12
Bits
ACCURACY
No Missing Codes
Offset Error
Gain Error
Full
Full
Full
Full
2ꢀ°C
Full
2ꢀ°C
Guaranteed
Guaranteed
Guaranteed
±±.3
±±.2
±±.ꢀ
±4.ꢂ
±±.3
±±.3
±±.2
±±.ꢁ
±4.ꢃ
±±.ꢀ
±±.3
±±.2
±±.ꢁ
±3.ꢃ
±±.ꢀ
% FSR
% FSR
LSB
LSB
LSB
Differential Nonlinearity (DNL)1
±±.2
±±.ꢀ
±±.2
±±.ꢀ
±±.2
±±.ꢀ
Integral Nonlinearity (INL)1
±1.2
±2±
±1.2
±3ꢀ
±1.2
±3ꢀ
LSB
TEMPERATURE DRIFT
Offset Error
Gain Error
Full
Full
±1ꢀ
±ꢃꢀ
±1ꢀ
±ꢃꢀ
±1ꢀ
±ꢃꢀ
ppm/°C
ppm/°C
INTERNAL VOLTAGE REFERENCE
Output Voltage Error (1 V Mode)
Load Regulation @ 1.± mA
INPUT REFERRED NOISE
VREF = 1.± V
Full
Full
±ꢀ
ꢂ
±ꢀ
ꢂ
±ꢀ
ꢂ
mV
mV
2ꢀ°C
±.34
±.34
±.34
LSB rms
ANALOG INPUT
Input Span, VREF = 1.± V
Input Capacitance2
REFERENCE INPUT RESISTANCE
POWER SUPPLIES
Full
Full
Full
2
ꢁ
6
2
ꢁ
6
2
ꢁ
6
V p-p
pF
kΩ
Supply Voltage
AVDD
DRVDD
Full
Full
1.ꢂ
1.ꢂ
1.ꢁ
3.3
1.ꢃ
3.6
1.ꢂ
1.ꢂ
1.ꢁ
3.3
1.ꢃ
3.6
1.ꢂ
1.ꢂ
1.ꢁ
3.3
1.ꢃ
3.6
V
V
Supply Current
IAVDD1
Full
Full
Full
13ꢁ
ꢂ
12
1ꢀꢀ
1ꢂꢁ
ꢁ
14
1ꢃ4
22±
1±
1ꢂ
236
mA
mA
mA
IDRVDD1 (DRVDD = 1.ꢁ V)
IDRVDD1 (DRVDD = 3.3 V)
POWER CONSUMPTION
DC Input
Full
Full
Full
Full
Full
24ꢁ
261
2ꢁꢁ
4±
2ꢂꢃ
32±
33ꢀ
36ꢀ
4±
3ꢀ±
3ꢃꢀ
41ꢀ
4ꢀ2
4±
42ꢀ
mW
mW
mW
mW
mW
Sine Wave Input1 (DRVDD = 1.ꢁ V)
Sine Wave Input1 (DRVDD = 3.3 V)
Standby3
Power-Down
1.ꢁ
1.ꢁ
1.ꢁ
1 Measured with a low input frequency, full-scale sine wave, with approximately ꢀ pF loading on each output bit.
2 Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 4 for the equivalent analog input structure.
3 Standby power is measured with a dc input, the CLK pin inactive (set to AVDD or AGND).
Rev. A | Page 4 of 44