(VDD = +4.75 V to +5.25 V; VREF = +2.5 V; fCLKIN = 6.144 MHz; all specifications TMIN to
MAX unless otherwise noted.)
T
AD7741–SPECIFICATIONS
B and Y Version1
Parameter2
Min
Typ
Max
Units
Conditions/Comments
DC PERFORMANCE
Integral Nonlinearity
fCLKIN = 200 kHz3
fCLKIN = 3 MHz3
±0.012
±0.012
±0.024
±40
% of Span4
% of Span
% of Span
mV
f
CLKIN = 6.144 MHz
VDD > 4.8 V
Offset Error
Gain Error
0
+0.8
±30
±16
–63
+1.6
% of Span
µV/°C
ppm of Span/°C
dB
Offset Error Drift3
Gain Error Drift3
Power Supply Rejection Ratio3
∆VDD = ±5%
ANALOG INPUT5
Input Current
Input Voltage Range
±50
±100
VREF
nA
V
0
+2.5 V REFERENCE (REFIN/OUT)
REFIN
Nominal Input Voltage
2.5
N/A
V
Input Impedance6
REFOUT
Output Voltage
2.38
4.0
2.50
1
±50
–60
100
2.60
0.4
V
kΩ
ppm/°C
dB
µV p-p
Output Impedance3
Reference Drift3
Line Rejection
Reference Noise (0.1 Hz to 10 Hz)3
LOGIC OUTPUT
Output High Voltage, VOH
Output Low Voltage, VOL
Minimum Output Frequency
Maximum Output Frequency
V
V
Hz
Hz
Output Sourcing 800 µA7
Output Sinking 1.6 mA7
VIN = 0 V
0.05 fCLKIN
0.45 fCLKIN
VIN = VREF
LOGIC INPUT
PD ONLY
Input High Voltage, VIH
Input Low Voltage, VIL
Input Current
Pin Capacitance
CLKIN ONLY
Input High Voltage, VIH
Input Low Voltage, VIL
Input Current
2.4
3.5
V
V
nA
pF
0.8
±100
10
6
6
V
V
µA
pF
0.8
±2
10
Pin Capacitance
CLOCK FREQUENCY
Input Frequency
6.144
MHz
For Specified Performance
POWER REQUIREMENTS
VDD
4.75
5.25
8
35
V
I
I
DD (Normal Mode)
DD (Power-Down)
mA
µA
µs
Output Unloaded
15
30
Power-Up Time3
Coming Out of Power-Down Mode
NOTES
1Temperature ranges: B Version –40°C to +85°C: Y Version: –40°C to +105°C.
2See Terminology.
3Guaranteed by design and characterization, not production tested.
4Span = Maximum Output Frequency–Minimum Output Frequency.
5The absolute voltage on the input pin must not go more positive than VDD – 2.25 V or more negative than GND.
6Because this pin is bidirectional, any external reference must be capable of sinking/sourcing 400 µA in order to overdrive the internal reference.
7These logic levels apply to CLKOUT only when it is loaded with one CMOS load.
Specifications subject to change without notice.
–2–
REV. 0