5秒后页面跳转
AD7367BRUZ-REEL7 PDF预览

AD7367BRUZ-REEL7

更新时间: 2024-01-30 04:17:16
品牌 Logo 应用领域
亚德诺 - ADI 转换器模数转换器光电二极管
页数 文件大小 规格书
16页 204K
描述
True Bipolar Input, Dual 1us, 14-Bit, 2-Channel SAR ADC

AD7367BRUZ-REEL7 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP24,.25针数:24
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.36
最大模拟输入电压:10 V最小模拟输入电压:-10 V
最长转换时间:0.68 µs转换器类型:ADC, SUCCESSIVE APPROXIMATION
JESD-30 代码:R-PDSO-G24JESD-609代码:e3
长度:7.8 mm最大线性误差 (EL):0.0122%
湿度敏感等级:1模拟输入通道数量:2
位数:14功能数量:2
端子数量:24最高工作温度:85 °C
最低工作温度:-40 °C输出位码:2'S COMPLEMENT BINARY
输出格式:SERIAL封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP24,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:5,+-11.5/+-16.5 V
认证状态:Not Qualified采样速率:1 MHz
采样并保持/跟踪并保持:TRACK座面最大高度:1.2 mm
子类别:Analog to Digital Converters标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

AD7367BRUZ-REEL7 数据手册

 浏览型号AD7367BRUZ-REEL7的Datasheet PDF文件第2页浏览型号AD7367BRUZ-REEL7的Datasheet PDF文件第3页浏览型号AD7367BRUZ-REEL7的Datasheet PDF文件第4页浏览型号AD7367BRUZ-REEL7的Datasheet PDF文件第6页浏览型号AD7367BRUZ-REEL7的Datasheet PDF文件第7页浏览型号AD7367BRUZ-REEL7的Datasheet PDF文件第8页 
AD7367  
Preliminary Technical Data  
TIMING SPECIFICATIONS  
ACC = DꢀCC =4.7± ꢀ to ±.2± , DD = 11.±ꢀ to 16.± , SS = −11.±ꢀ to −16.± , DRIꢀE = 2.7 ꢀ to ±.2±, TA = TMIN to TMAX, unless  
otherwise noted1.  
Table 3.  
Parameter  
Limit at TMIN, TMAX  
Unit  
Test Conditions / Comments  
2.7V≤VDRIVE<4.75V 4.75V≤VDRIVE≤5.25V  
tCONVERT  
fSCLK  
680  
680  
ns maꢁ  
Conversion time, Internal clock. CONVST falling edge to BUSY falling  
edge  
10  
35  
10  
48  
kHz min Frequency of serial read clock.  
MHz  
maꢁ  
tQUIET  
30  
30  
ns min  
Minimum quiet time required between end of serial read and start of  
neꢁt conversion  
Minimum CONVST Low pulse.  
t1  
t2  
t3  
10  
5
10  
5
ns min  
ns min  
ns min  
CONVST falling edge to BUSY rising edge.  
0
0
CS  
is low for t4 prior to BUSY going  
BUSY falling edge to MSB valid once  
Low  
t4  
10  
10  
ns maꢁ  
Delay from CS falling edge until DOUTA and DOUTB are three-state  
disabled  
Data access time after SCLK falling edge  
SCLK to data valid hold time  
SCLK low pulse width  
SCLK high pulse width  
2
t5  
20  
5
0.1 tSCLK  
0.1 tSCLK  
10  
14  
5
0.1 tSCLK  
0.1 tSCLK  
10  
ns maꢁ  
ns min  
ns min  
ns min  
ns maꢁ  
ns min  
ns maꢁ  
μs  
t6  
t7  
t8  
t9  
t10  
CS rising edge to DOUTA, DOUTB, high impedance  
5
10  
70  
5
10  
70  
SCLK falling edge to DOUTA, DOUTB, high impedance  
SCLK falling edge to DOUTA, DOUTB, high impedance  
Power up time from shutdown mode. Time required between CONVST  
rising edge and CONVST falling edge.  
tPOWER-UP  
1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10ꢀ to 90ꢀ of VDD) and timed from a voltage level of 1.6 V.  
All timing specifications given are with a 25 pF load capacitance. With a load capacitance greater than this value, a digital buffer or latch must be used. See  
Terminology section and Figure 9.  
2 The time required for the output to cross 0.4 V or 2.4 V.  
Rev. PrD | Page 5 of 16  

与AD7367BRUZ-REEL7相关器件

型号 品牌 获取价格 描述 数据表
AD7367BRUZ-RL7 ADI

获取价格

True Bipolar Input, Dual 1 レs, 12-/14-Bit, 2-
AD736AQ ADI

获取价格

Low Cost, Low Power, True RMS-to-DC Converter
AD736AR ADI

获取价格

Low Cost, Low Power, True RMS-to-DC Converter
AD736AR-REEL ADI

获取价格

Low Cost, Low Power, True RMS-to-DC Converter
AD736AR-REEL7 ADI

获取价格

Low Cost, Low Power, True RMS-to-DC Converter
AD736AR-REEL-7 ADI

获取价格

Low Cost, Low Power, True RMS-to-DC Converter
AD736ARZ ADI

获取价格

Low Cost, Low Power, True RMS-to-DC Converter
AD736ARZ-R7 ADI

获取价格

Low Cost, Low Power, True RMS-to-DC Converter
AD736ARZ-REEL ADI

获取价格

RMS TO DC CONVERTER, 0.005MHz, PDSO8, MS-012AA, SOIC-8
AD736ARZ-RL ADI

获取价格

Low Cost, Low Power, True RMS-to-DC Converter