5秒后页面跳转
AD5338ARMZ PDF预览

AD5338ARMZ

更新时间: 2024-02-20 07:49:28
品牌 Logo 应用领域
亚德诺 - ADI 转换器数模转换器光电二极管PC
页数 文件大小 规格书
28页 593K
描述
2.5 V to 5.5 V, 250 muA, 2-Wire Interface

AD5338ARMZ 技术参数

Source Url Status Check Date:2013-05-01 14:56:12.329是否无铅: 含铅
是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:2.37
Samacsys Description:Analog Devices AD5338RBRUZ, 2-channel 10 bit Serial DAC, 16-Pin TSSOP最大模拟输出电压:5.005 V
最小模拟输出电压:转换器类型:D/A CONVERTER
输入位码:BINARY输入格式:SERIAL
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:5 mm最大线性误差 (EL):0.0488%
湿度敏感等级:1位数:10
功能数量:1端子数量:16
最高工作温度:105 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:2/5,3/5 V认证状态:Not Qualified
座面最大高度:1.2 mm最大稳定时间:7 µs
标称安定时间 (tstl):5 µs子类别:Other Converters
最大压摆率:1.3 mA标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mm

AD5338ARMZ 数据手册

 浏览型号AD5338ARMZ的Datasheet PDF文件第3页浏览型号AD5338ARMZ的Datasheet PDF文件第4页浏览型号AD5338ARMZ的Datasheet PDF文件第5页浏览型号AD5338ARMZ的Datasheet PDF文件第7页浏览型号AD5338ARMZ的Datasheet PDF文件第8页浏览型号AD5338ARMZ的Datasheet PDF文件第9页 
AD5337/AD5338/AD5339  
TIMING CHARACTERISTICS  
VDD = 2.5 V to 5.5 V. All specifications TMIN to TMAX, unless otherwise noted.  
Table 3.  
Limit at TMIN, TMAX  
Parameter  
A Version and B Version  
4±±  
2.5  
±.1  
ꢀ.3  
±.1  
ꢀ±±  
±.9  
±
±.1  
±.1  
ꢀ.3  
3±±  
±
25±  
±
Unit  
Conditions/Comments  
fSCL  
tꢀ  
t2  
t3  
t4  
kHz max  
μs min  
μs min  
μs min  
μs min  
ns min  
μs max  
μs min  
μs min  
μs min  
μs min  
ns max  
ns min  
ns max  
ns min  
ns max  
ns min  
pF max  
SCL clock frequency  
SCL cycle time  
tHIGH, SCL high time  
tLOW, SCL low time  
tHD, STA, start/repeated start condition hold time  
tSU, DAT, data setup time  
tHD, DAT, data hold time  
t5  
t1  
tHD, DAT, data hold time  
t7  
t8  
t9  
tꢀ±  
tSU, STA, setup time for repeated start  
tSU, STO, stop condition setup time  
tBUF, bus free time between a stop and a start condition  
tR, rise time of SCL and SDA when receiving  
tR, rise time of SCL and SDA when receiving (CMOS compatible)  
tF, fall time of SDA when transmitting  
tF, fall time of SDA when receiving (CMOS compatible)  
tF, fall time of SCL and SDA when receiving  
tF, fall time of SCL and SDA when transmitting  
Capacitive load for each bus line  
tꢀꢀ  
3±±  
2± + ±.ꢀ CB  
4±±  
2
CB  
A master device must provide a hold time of at least 3±± ns for the SDA signal (referred to VIH min of the SCL signal) to bridge the undefined region of SCL’s falling edge.  
2 CB is the total capacitance of one bus line in pF; tR and tF measured between ±.3 VDD and ±.7 VDD  
.
SDA  
t9  
t3  
t10  
t11  
t4  
SCL  
t4  
t2  
t6  
t1  
t8  
t5  
t7  
START  
CONDITION  
REPEATED  
START  
CONDITION  
STOP  
CONDITION  
Figure 2. 2-Wire Serial Interface Timing Diagram  
Rev. C | Page 1 of 28  
 
 

与AD5338ARMZ相关器件

型号 品牌 描述 获取价格 数据表
AD5338ARMZ-1 ADI 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs

获取价格

AD5338ARMZ-1REEL7 ADI 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs

获取价格

AD5338ARMZ-REEL7 ADI 2.5 V to 5.5 V, 250 muA, 2-Wire Interface

获取价格

AD5338BRM ADI 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs

获取价格

AD5338BRM-REEL ADI 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs

获取价格

AD5338BRM-REEL7 ADI 2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs

获取价格