AD5305/AD5315/AD5325
A Version1
Typ
B Version1
Typ
Parameter2
LOGIC INPUTS (A0)5
Input Current
Min
Max
Min
Max
Unit
Conditions/Comments
1
0.8
0.6
0.5
1
0.8
0.6
0.5
μA
V
V
Input Low Voltage, VIL
VDD = 5 V 10%
VDD = 3 V 10%
VDD = 2.5 V
V
Input High Voltage, VIH
2.4
2.1
2.0
2.4
2.1
2.0
V
V
V
VDD = 5 V 10%
VDD = 3 V 10%
VDD = 2.5 V
Pin Capacitance
3
3
pF
LOGIC INPUTS (SCL, SDA)5
Input High Voltage, VIH
0.7
VDD
−0.3
VDD
0.3
+
0.7
VDD
VDD
0.3
0.3 VDD
1
+
V
SMBus compatible at VDD < 3.6 V
SMBus compatible at VDD < 3.6 V
Input Low Voltage, VIL
Input Leakage Current, IIN
Input Hysteresis, VHYST
0.3 VDD −0.3
1
V
μA
V
0.05
VDD
0.05
VDD
Input Capacitance, CIN
Glitch Rejection
8
8
8
8
pF
ns
50
50
Input filtering suppresses noise spikes
of less than 50 ns
LOGIC OUTPUT (SDA)5
Output Low Voltage, VOL
0.4
0.6
1
0.4
0.6
1
V
V
μA
pF
ISINK = 3 mA
ISINK = 6 mA
Three-State Leakage Current
Three-State Output
Capacitance
POWER REQUIREMENTS
VDD
2.5
5.5
2.5
5.5
V
IDD (Normal Mode)7
VDD = 4.5 V to 5.5 V
VDD = 2.5 V to 3.6 V
IDD (Power-Down Mode)
VDD = 4.5 V to 5.5 V
VIH = VDD and VIL = GND
VIH = VDD and VIL = GND
IDD = 4 μA (maximum) during
0 readback on SDA
600
500
900
700
600
500
900
700
μA
μA
0.2
1
1
0.2
1
1
μA
μA
VDD = 2.5 V to 3.6 V
0.08
0.08
IDD = 1.5 μA (maximum) during
0 readback on SDA
1 Temperature range (A, B version): −40°C to +105°C; typical at +25°C.
2 See the Terminology section.
3 DC specifications tested with the outputs unloaded.
4 Linearity is tested using a reduced code range: AD5305 (Code 8 to 248); AD5315 (Code 28 to 995); AD5325 (Code 115 to 3981).
5 Guaranteed by design and characterization, not production tested.
6 For the amplifier output to reach its minimum voltage, offset error must be negative; to reach its maximum voltage, VREF = VDD and offset plus gain error must be
positive.
7 IDD specification is valid for all DAC codes. Interface inactive. All DACs active and excluding load currents.
Rev. G | Page 4 of 24