5秒后页面跳转
AD5310 PDF预览

AD5310

更新时间: 2024-02-23 18:39:24
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
12页 167K
描述
+2.7 V to +5.5 V, 140 uA, Rail-to-Rail Voltage Output 10-Bit DAC in a SOT-23

AD5310 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active包装说明:TSSOP,
针数:10Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:2.36最大模拟输出电压:5.005 V
最小模拟输出电压:转换器类型:D/A CONVERTER
输入位码:BINARY输入格式:SERIAL
JESD-30 代码:S-PDSO-G10JESD-609代码:e3
长度:3 mm最大线性误差 (EL):0.0488%
湿度敏感等级:1位数:10
功能数量:1端子数量:10
最高工作温度:105 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:SQUARE封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260座面最大高度:1.1 mm
标称安定时间 (tstl):5 µs标称供电电压:3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Tin (Sn)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3 mm

AD5310 数据手册

 浏览型号AD5310的Datasheet PDF文件第1页浏览型号AD5310的Datasheet PDF文件第3页浏览型号AD5310的Datasheet PDF文件第4页浏览型号AD5310的Datasheet PDF文件第5页浏览型号AD5310的Datasheet PDF文件第6页浏览型号AD5310的Datasheet PDF文件第7页 
(VDD = +2.7 V to +5.5 V; RL = 2 kto GND; CL = 500 pF to GND; all specifications  
MIN to TMAX unless otherwise noted)  
T
AD5310–SPECIFICATIONS  
B Version1  
Parameter  
Min  
Typ  
Max  
Units  
Conditions/Comments  
STATIC PERFORMANCE2  
Resolution  
10  
Bits  
Relative Accuracy  
±4  
LSB  
See Figure 2.  
Differential Nonlinearity  
Zero Code Error  
Full-Scale Error  
Gain Error  
Zero Code Error Drift  
Gain Temperature Coefficient  
±0.5  
+40  
–0.15 –1.25  
LSB  
mV  
% of FSR  
% of FSR  
µV/°C  
Guaranteed Monotonic by Design. See Figure 3.  
All Zeroes Loaded to DAC Register. See Figure 6.  
All Ones Loaded to DAC Register. See Figure 6.  
+5  
±1.25  
–20  
–5  
ppm of FSR/°C  
OUTPUT CHARACTERISTICS3  
Output Voltage Range  
0
VDD  
V
Output Voltage Settling Time  
6
8
µs  
1/4 Scale to 3/4 Scale Change (100 Hex to 300 Hex).  
RL = 2 k; 0 pF < CL < 500 pF. See Figure 16.  
Slew Rate  
Capacitive Load Stability  
1
V/µs  
pF  
pF  
nV-s  
nV-s  
mA  
mA  
µs  
470  
1000  
20  
0.5  
1
50  
20  
2.5  
5
RL =  
RL = 2 kΩ  
Digital-to-Analog Glitch Impulse  
Digital Feedthrough  
DC Output Impedance  
Short Circuit Current  
1 LSB Change Around Major Carry. See Figure 19.  
V
V
DD = +5 V  
DD = +3 V  
Power-Up Time  
Coming Out of Power-Down Mode. VDD = +5 V  
Coming Out of Power-Down Mode. VDD = +3 V  
µs  
LOGIC INPUTS3  
Input Current  
±1  
0.8  
0.6  
µA  
V
V
V
V
V
V
V
V
INL, Input Low Voltage  
INL, Input Low Voltage  
INH, Input High Voltage  
INH, Input High Voltage  
VDD = +5 V  
VDD = +3 V  
VDD = +5 V  
VDD = +3 V  
2.4  
2.1  
Pin Capacitance  
3
pF  
POWER REQUIREMENTS  
VDD  
2.7  
5.5  
V
IDD (Normal Mode)  
DAC Active and Excluding Load Current  
VIH = VDD and VIL = GND  
VIH = VDD and VIL = GND  
V
V
DD = +4.5 V to +5.5 V  
DD = +2.7 V to +3.6 V  
140  
115  
250  
200  
µA  
µA  
I
DD (All Power-Down Modes)  
VDD = +4.5 V to +5.5 V  
VDD = +2.7 V to +3.6 V  
0.2  
0.05  
1
1
µA  
µA  
VIH = VDD and VIL = GND  
VIH = VDD and VIL = GND  
Power Efficiency  
IOUT/IDD  
93  
%
ILOAD = 2 mA. VDD = +5 V  
NOTES  
1Temperature ranges are as follows: B Version: –40°C to +105°C.  
2Linearity calculated using a reduced code range of 12 to 1011. Output unloaded.  
3Guaranteed by design and characterization, not production tested.  
Specifications subject to change without notice.  
–2–  
REV. A  

与AD5310相关器件

型号 品牌 描述 获取价格 数据表
AD5310* ADI +2.7 V to +5.5 V. 140 uA. Rail-to-Rail Voltage Output 10-Bit DAC in a SOT-23

获取价格

AD5310BRM ADI +2.7 V to +5.5 V, 140 uA, Rail-to-Rail Voltage Output 10-Bit DAC in a SOT-23

获取价格

AD5310BRM ROCHESTER SERIAL INPUT LOADING, 6 us SETTLING TIME, 10-BIT DAC, PDSO8, MO-187AA, MICRO, SOIC-8

获取价格

AD5310BRM-REEL ADI 2.7 V to 5.5 V, 140 muA, Rail-to-Rail Voltage Output 10-Bit DAC in a SOT-23

获取价格

AD5310BRM-REEL ROCHESTER SERIAL INPUT LOADING, 6 us SETTLING TIME, 10-BIT DAC, PDSO8, MO-187AA, MICRO, SOIC-8

获取价格

AD5310BRM-REEL7 ROCHESTER SERIAL INPUT LOADING, 6 us SETTLING TIME, 10-BIT DAC, PDSO8, MO-187AA, MICRO, SOIC-8

获取价格