5秒后页面跳转
捷配首页

Datasheet > AD5162BRMZ10
AD5162BRMZ10 PDF预览

AD5162BRMZ10

更新时间： 2024-02-18 19:21:26
品牌 Logo 应用领域
亚德诺 - ADI 数字电位计
页数 文件大小 规格书
20页 830K
描述
Dual, 256-Position, SPI Digital Potentiometer

阅读下载

获取价格

AD5162BRMZ10 技术参数

是否无铅： 含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：TSSOP
包装说明：TSSOP, TSSOP10,.19,20针数：10
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：1.7
其他特性：IT CAN ALSO OPERATE FROM 5 V NOMINAL SUPPLY标称带宽：0.6 kHz
控制接口：3-WIRE SERIAL转换器类型：DIGITAL POTENTIOMETER
JESD-30 代码：S-PDSO-G10JESD-609代码：e3
长度：3 mm湿度敏感等级：1
功能数量：2位置数：256
端子数量：10最高工作温度：125 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP10,.19,20
封装形状：SQUARE封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260电源：3/5 V
认证状态：Not Qualified电阻定律：LINEAR
最大电阻容差：20%最大电阻器端电压：5.5 V
最小电阻器端电压：座面最大高度：1.1 mm
子类别：Digital Potentiometers标称供电电压：3 V
表面贴装：YES技术：CMOS
标称温度系数：35 ppm/ °C温度等级：AUTOMOTIVE
端子面层：Matte Tin (Sn)端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：30标称总电阻：10000 Ω
宽度：3 mmBase Number Matches：1

AD5162BRMZ10 数据手册

 浏览型号AD5162BRMZ10的Datasheet PDF文件第1页浏览型号AD5162BRMZ10的Datasheet PDF文件第2页浏览型号AD5162BRMZ10的Datasheet PDF文件第4页浏览型号AD5162BRMZ10的Datasheet PDF文件第5页浏览型号AD5162BRMZ10的Datasheet PDF文件第6页浏览型号AD5162BRMZ10的Datasheet PDF文件第7页 
AD5162  
SPECIFICATIONS  
ELECTRICAL CHARACTERISTICS: 2.5 kΩ VERSION  
VDD = 5 V 10%, or 3 V 10%; VA = VDD; VB = 0 V; −40°C < TA < +125°C; unless otherwise noted.  
Table 1.  
Parameter  
Symbol  
Conditions  
Min  
Typ 1  
Max  
Unit  
DC CHARACTERISTICS—RHEOSTAT MODE  
Resistor Differential Nonlinearity2  
Resistor Integral Nonlinearity2  
Nominal Resistor Tolerance3  
Resistance Temperature Coefficient  
Wiper Resistance  
R-DNL  
R-INL  
∆RAB  
RWB, VA = no connect  
RWB, VA = no connect  
TA = 25°C  
−2  
−14  
−20  
0.1  
2
+2  
+14  
+55  
LSB  
LSB  
%
ppm/°C  
Ω
(∆RAB/RAB )/∆T VAB = VDD, wiper = no connect  
RWB  
35  
160  
Code = 0x00, VDD = 5 V  
200  
DC CHARACTERISTICS—POTENTIOMETER  
DIVIDER MODE4  
Differential Nonlinearity5  
Integral Nonlinearity5  
DNL  
INL  
−1.5  
−2  
0.1  
0.6  
+1.5  
+2  
LSB  
LSB  
Voltage Divider Temperature  
Coefficient  
(∆VW/VW)/∆T  
Code = 0x80  
15  
ppm/°C  
Full-Scale Error  
Zero-Scale Error  
RESISTOR TERMINALS  
Voltage Range6  
VWFSE  
VWZSE  
Code = 0xFF  
Code = 0x00  
−14  
0
−5.5  
4.5  
0
12  
LSB  
LSB  
VA, VB, VW  
CA, CB  
GND  
VDD  
V
pF  
Capacitance A, B7  
f = 1 MHz, measured to GND,  
code = 0x80  
f = 1 MHz, measured to GND,  
code = 0x80  
45  
60  
1
Capacitance W7  
CW  
ICM  
pF  
Common-Mode Leakage  
DIGITAL INPUTS AND OUTPUTS  
Input Logic High  
Input Logic Low  
Input Logic High  
Input Logic Low  
Input Current  
Input Capacitance7  
POWER SUPPLIES  
VA = VB = VDD/2  
nA  
VIH  
VIL  
VIH  
VIL  
IIL  
VDD = 5 V  
VDD = 5 V  
VDD = 3 V  
VDD = 3 V  
2.4  
2.1  
V
V
V
V
µA  
pF  
0.8  
0.6  
1
VIN = 0 V or 5 V  
CIL  
5
Power Supply Range  
Supply Current  
VDD RANGE  
IDD  
PDISS  
2.7  
5.5  
6
30  
V
µA  
µW  
VIH = 5 V or VIL = 0 V  
VIH = 5 V or VIL = 0 V, VDD = 5 V  
VDD = 5 V 10%, code = midscale  
3.5  
Power Dissipation8  
Power Supply Sensitivity  
DYNAMIC CHARACTERISTICS9  
Bandwidth, −3 dB  
Total Harmonic Distortion  
VW Settling Time  
PSS  
0.02  
0.08  
%/%  
BW  
THDW  
tS  
Code = 0x80  
4.8  
0.1  
1
MHz  
%
µs  
VA = 1 V rms, VB = 0 V, f = 1 kHz  
VA = 5 V, VB = 0 V, 1 LSB error band  
RWB = 1.25 kΩ, RS = 0  
Resistor Noise Voltage Density  
eN_WB  
3.2  
nV/√Hz  
1 Typical specifications represent average readings at 25°C and VDD = 5 V.  
2 Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper  
positions. R-DNL measures the relative step change from the ideal between successive tap positions. Parts are guaranteed monotonic.  
3 VA = VDD, VB = 0 V, wiper (VW) = no connect.  
4 Specifications apply to all VRs.  
5 INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output DAC. VA = VDD and VB = 0 V.  
DNL specification limits of 1 LSB maximum are guaranteed monotonic operating conditions.  
6 Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.  
7 Guaranteed by design, but not subject to production test.  
8 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.  
9 All dynamic characteristics use VDD = 5 V.  
Rev. C | Page 3 of 20  
 
 
 
 
1234567...20

下载PDF

与AD5162BRMZ10相关器件

型号 品牌 描述 获取价格 数据表
AD5162BRMZ100 ADI Dual, 256-Position, SPI Digital Potentiometer

获取价格
AD5162BRMZ100-RL7 ADI Dual, 256-Position, SPI Digital Potentiometer

获取价格
AD5162BRMZ10-RL7 ADI Dual, 256-Position, SPI Digital Potentiometer

获取价格
AD5162BRMZ2.5 ADI Dual, 256-Position, SPI Digital Potentiometer

获取价格
AD5162BRMZ2.5-RL7 ADI Dual, 256-Position, SPI Digital Potentiometer

获取价格
AD5162BRMZ50 ADI Dual, 256-Position, SPI Digital Potentiometer

获取价格

与AD5162BRMZ10相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证