5秒后页面跳转
AD5062BRJ-1500RL7 PDF预览

AD5062BRJ-1500RL7

更新时间: 2024-02-18 06:05:54
品牌 Logo 应用领域
亚德诺 - ADI 输入元件光电二极管转换器
页数 文件大小 规格书
20页 364K
描述
IC SERIAL INPUT LOADING, 3 us SETTLING TIME, 16-BIT DAC, PDSO8, SOT-23, 8 PIN, Digital to Analog Converter

AD5062BRJ-1500RL7 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOT-23
包装说明:SOT-23, 8 PIN针数:8
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.22
最大模拟输出电压:3.996 V最小模拟输出电压:
转换器类型:D/A CONVERTER输入位码:BINARY
输入格式:SERIALJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:2.95 mm
最大线性误差 (EL):0.0015%位数:16
功能数量:1端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LSSOP
封装等效代码:TSSOP8,.1封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
电源:3/5 V认证状态:Not Qualified
座面最大高度:1.45 mm标称安定时间 (tstl):3 µs
子类别:Other Converters最大压摆率:0.6 mA
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:1.65 mm
Base Number Matches:1

AD5062BRJ-1500RL7 数据手册

 浏览型号AD5062BRJ-1500RL7的Datasheet PDF文件第4页浏览型号AD5062BRJ-1500RL7的Datasheet PDF文件第5页浏览型号AD5062BRJ-1500RL7的Datasheet PDF文件第6页浏览型号AD5062BRJ-1500RL7的Datasheet PDF文件第8页浏览型号AD5062BRJ-1500RL7的Datasheet PDF文件第9页浏览型号AD5062BRJ-1500RL7的Datasheet PDF文件第10页 
AD5062  
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS  
1
2
3
4
8
7
6
5
DIN  
SCLK  
AD5062  
V
TOP VIEW  
DD  
SYNC  
(Not to Scale)  
DACGND  
V
REF  
V
AGND  
OUT  
Figure 3.  
Table 5. Pin Function Descriptions  
Pin No. Mnemonic Description  
1
DIN  
Serial Data Input. This device has a 24-bit shift register. Data is clocked into the register on the falling edge of the  
serial clock input.  
2
3
4
6
7
VDD  
Power Supply Input. These parts can be operated from 2.7 V to ꢀ.ꢀ V, and VDD should be decoupled to GND.  
VREF  
VOUT  
AGND  
DACGND  
SYNC  
Reference Voltage Input.  
Analog Output Voltage from DAC.  
Ground Reference Point for Analog Circuitry.  
Ground Input to the DAC.  
Level-Triggered Control Input (Active Low). This is the frame synchronization signal for the input data. When SYNC  
goes low, it enables the input shift register, and data is transferred in on the falling edges of the following clocks.  
The DAC is updated following the 24th clock cycle unless SYNC is taken high before this edge, in which case the  
rising edge of SYNC acts as an interrupt, and the write sequence is ignored by the DAC.  
8
SCLK  
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can  
be transferred at rates up to 30 MHz.  
Rev. A | Page 7 of 20  
 

与AD5062BRJ-1500RL7相关器件

型号 品牌 描述 获取价格 数据表
AD5062BRJ-2 ADI Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23

获取价格

AD5062BRJ-2500RL7 ADI IC SERIAL INPUT LOADING, 3 us SETTLING TIME, 16-BIT DAC, PDSO8, SOT-23, 8 PIN, Digital to

获取价格

AD5062BRJ-3 ADI Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23

获取价格

AD5062BRJZ-1REEL7 ADI 2.7 V-5.5 V, Full Accurate 16-Bit VOUT nanoDAC® Converter, Unbuffered, in a Sot 23

获取价格

AD5062BRJZ-2500RL7 ADI 2.7 V-5.5 V, Full Accurate 16-Bit VOUT nanoDAC® Converter, Unbuffered, in a Sot 23

获取价格

AD5062BRJZ-2500RL7 ROCHESTER SERIAL INPUT LOADING, 4 us SETTLING TIME, 16-BIT DAC, PDSO8, ROHS COMPLIANT, MO-178BA, SOT

获取价格