AD1981B
SPECIFICATIONS (continued)
Parameter
Min
Typ
Max
Unit
CLOCK SPECIFICATIONS1
Input Clock Frequency
Recommended Clock Duty Cycle
24.576
50
MHz
%
40
60
NOTES
1Guaranteed but not tested.
2Measurements reflect main ADC.
Specifications subject to change without notice.
Parameter
Set Bits
DVDD Typ
AVDD Typ
Unit
POWER-DOWN STATES*
(Fully Active)
ADC
DAC
ADC + DAC
Mixer
ADC + Mixer
DAC + Mixer
ADC + DAC + Mixer
Standby
(No Bits Value)
PR0
PR1
PR1, PR0
PR2
PR2, PR0
PR2, PR1
PR2, PR1, PR0
42
36
29
12
42
36
29
12
0
51
45
35
28
24
18
9
1.5
0
44
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
PR5, PR4, PR3, PR2, PR1, PR0
PR6
Headphone Standby
42
*Values presented with VREFOUT not loaded.
Specifications subject to change without notice.
TIMING PARAMETERS (Guaranteed over Operating Temperature Range)
Parameter
Symbol
Min
Typ
Max
Unit
RESET Active Low Pulsewidth
RESET Inactive to BIT_CLK Start-Up Delay
SYNC Active High Pulsewidth
SYNC Low Pulsewidth
SYNC Inactive to BIT_CLK Start-Up Delay
BIT_CLK Frequency
tRST_LOW
tRST2CLK
tSYNC_HIGH
tSYNC_LOW
tSYNC2CLK
1.0
ms
ns
ms
µs
ns
162.8
1.3
19.5
162.8
12.288
MHz
ppm
ns
BIT_CLK Frequency Accuracy
BIT_CLK Period
1
tCLK_PERIOD
81.4
750
42
BIT_CLK Output Jitter1, 2, 3
BIT_CLK High Pulsewidth
BIT_CLK Low Pulsewidth
SYNC Frequency
2000
48.84
ps
tCLK_HIGH
tCLK_LOW
32.56
32.56
ns
38
ns
48.0
20.8
2.5
kHz
ms
ns
SYNC Period
tSYNC_PERIOD
tSETUP
tHOLD
Setup to Falling Edge of BIT_CLK
Hold from Falling Edge of BIT_CLK
BIT_CLK Rise Time
5
5
2
2
2
2
2
2
2
2
0
ns
tRISECLK
tFALLCLK
tRISESYNC
tFALLSYNC
tRISEDIN
tFALLDIN
tRISEDOUT
tFALLDOUT
tS2_PDOWN
4
4
4
4
4
4
4
4
6
ns
BIT_CLK Fall Time
6
ns
SYNC Rise Time
6
ns
SYNC Fall Time
6
ns
SDATA_IN Rise Time
6
ns
SDATA_IN Fall Time
6
ns
SDATA_OUT Rise Time
6
ns
SDATA_OUT Fall Time
6
ns
End of Slot 2 to BIT_CLK, SDATA_IN Low
Setup to Trailing Edge of RESET
(Applies to SYNC, SDATA_OUT)
Rising Edge of RESET to Hi-Z Delay
Propagation Delay
1.0
ms
tSETUP2RST
tOFF
15
ns
ns
ns
ns
ns
25
15
50
15
RESET Rise Time
Output Valid Delay from Rising Edge of BIT_CLK to SDI Valid
NOTES
1Guaranteed but not tested.
2Output jitter is directly dependent on crystal input jitter.
3Maximum jitter specification for noncrystal operation only. Crystal operation maximum is much lower.
Specifications subject to change without notice.
–4–
REV. B