5秒后页面跳转
捷配首页

Datasheet > AD1877JRZ-RL
AD1877JRZ-RL PDF预览

AD1877JRZ-RL

更新时间： 2024-02-09 12:59:07
品牌 Logo 应用领域
亚德诺 - ADI 光电二极管转换器
页数 文件大小 规格书
21页 298K
描述
IC IC,A/D CONVERTER,DUAL,16-BIT,CMOS,SOP,28PIN, Analog to Digital Converter

阅读下载

获取价格

AD1877JRZ-RL 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP28,.4针数：28
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：8.03
最大模拟输入电压：4.1 V转换器类型：A/D CONVERTER
JESD-30 代码：R-PDSO-G28JESD-609代码：e3
湿度敏感等级：1位数：16
功能数量：2端子数量：28
最高工作温度：70 °C最低工作温度：
输出位码：OFFSET BINARY封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP28,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：225电源：5 V
认证状态：Not Qualified子类别：Analog to Digital Converters
标称供电电压：5 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：MATTE TIN端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIEDBase Number Matches：1

AD1877JRZ-RL 数据手册

 浏览型号AD1877JRZ-RL的Datasheet PDF文件第3页浏览型号AD1877JRZ-RL的Datasheet PDF文件第4页浏览型号AD1877JRZ-RL的Datasheet PDF文件第5页浏览型号AD1877JRZ-RL的Datasheet PDF文件第7页浏览型号AD1877JRZ-RL的Datasheet PDF文件第8页浏览型号AD1877JRZ-RL的Datasheet PDF文件第9页 
AD1877  
PIN FUNCTION DESCRIPTIONS  
Pin  
Signal to Total Harmonic Distortion (S/THD)  
The ratio of the rms value of the fundamental input signal to the  
rms sum of all harmonically related spectral components in the  
passband, expressed in decibels.  
Input/  
Pin  
Output Name  
Description  
1
2
3
4
5
6
7
8
I/O  
I/O  
I/O  
I
I
I
I
I
I
I
O
O
I
O
O
I
O
O
I
I
I
I
I
LRCK  
WCLK  
BCLK  
DVDD1  
DGND1  
Left/Right Clock  
Word Clock  
Bit Clock  
5 V Digital Supply  
Digital Ground  
Passband  
The region of the frequency spectrum unaffected by the attenu-  
ation of the digital decimator’s filter.  
Passband Ripple  
The peak-to-peak variation in amplitude response from equal-  
amplitude input signal frequencies within the passband,  
expressed in decibels.  
RDEDGE Read Edge Polarity Select  
S/M  
384/256  
AVDD  
VINL  
CAPL1  
CAPL2  
AGNDL  
Slave/Master Select  
Clock Mode  
5 V Analog Supply  
Left Channel Input  
Left External Filter Capacitor 1  
Left External Filter Capacitor 2  
Left Analog Ground  
Left Reference Voltage Output  
Right Reference Voltage Output  
Right Analog Ground  
Stopband  
The region of the frequency spectrum attenuated by the digital  
decimator’s filter to the degree specified by “stopband  
attenuation.”  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
Gain Error  
With a near full-scale input, the ratio of actual output to  
expected output, expressed as a percentage.  
V
REFL  
Interchannel Gain Mismatch  
With identical near full-scale inputs, the ratio of outputs of the  
two stereo channels, expressed in decibels.  
VREF  
R
AGNDR  
CAPR2  
CAPR1  
VINR  
AGND  
RLJUST  
Right External Filter Capacitor 2  
Gain Drift  
ght External Filter  
Change in response to a near full-scale input with a change in  
temperature, expressed as parts-per-million (ppm) per °C.  
Ri  
Capacitor 1  
Right Channel Input  
Analog Ground  
Right/Left Justify  
Midscale Offset Error  
Output response to a midscale dc input, expressed in least-  
significant bits (LSBs).  
MSBDLY Delay MSB One BCLK Period  
Midscale Drift  
RESET  
DGND2  
DVDD2  
SOUT  
TAG  
Reset  
Change in midscale offset error with a change in temperature,  
expressed as parts-per-million (ppm) per °C.  
I
I
O
O
I
Digital Ground  
5 V Digital Supply  
Serial Data Output  
Serial Overrange Output  
Master Clock  
Crosstalk (EIAJ Method)  
Ratio of response on one channel with a grounded input to a  
full-scale 1 kHz sine-wave input on the other channel, expressed  
in decibels.  
CLKIN  
Power Supply Rejection  
DEFINITIONS  
Dynamic Range  
With no analog input, signal present at the output when a  
300 mV p-p signal is applied to power supply pins, expressed in  
decibels of full scale.  
The ratio of a full-scale output signal to the integrated output  
noise in the passband (20 Hz to 20 kHz), expressed in decibels  
(dB). Dynamic range is measured with a –60 dB input signal  
and is equal to (S/[THD+N]) 60 dB. Note that spurious har-  
monics are below the noise with a –60 dB input, so the noise  
level establishes the dynamic range. The dynamic range is speci-  
fied with and without an A-Weight filter applied.  
Group Delay  
Intuitively, the time interval required for an input pulse to  
appear at the converter’s output, expressed in milliseconds  
(ms). More precisely, the derivative of radian phase with respect  
to radian frequency at a given frequency.  
Group Delay Variation  
Signal to (Total Harmonic Distortion + Noise)  
(S/(THD + N))  
The ratio of the root-mean-square (rms) value of the fundamen-  
tal input signal to the rms sum of all other spectral components  
in the passband, expressed in decibels (dB).  
The difference in group delays at different input frequencies.  
Specified as the difference between largest and the smallest  
group delays in the passband, expressed in microseconds (µs).  
–5–  
REV. A  
1...3456789...21

下载PDF

与AD1877JRZ-RL相关器件

型号 品牌 描述 获取价格 数据表
AD1878 ADI High Performance 16-/18-Bit Stereo ADCs

获取价格
AD1878JD ADI High Performance 16-/18-Bit Stereo ADCs

获取价格
AD1879 ADI High Performance 16-/18-Bit Stereo ADCs

获取价格
AD1879* ADI High Performance 16-/18-Bit ## Stereo ADCs

获取价格
AD1879JD ADI High Performance 16-/18-Bit Stereo ADCs

获取价格
AD1881 ADI AC’97 SoundMAX Codec

获取价格

与AD1877JRZ-RL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证